ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
Hardness Analysis and Instrumentation of Verilog Gate Level Code for FPGA-based Designs
Lecture Notes in Computer Science - Applied Reconfigurable Computing
◽
10.1007/978-3-319-56258-2_11
◽
2017
◽
pp. 118-128
◽
Cited By ~ 1
Author(s):
Abdul Rafay Khatri
◽
Ali Hayek
◽
Josef Börcsök
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close