ScienceGate
Advanced Search
Author Search
Journal Finder
Blog

Sign in / Sign up

ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up

Synthesis of Gate Model

VLSI Chip Design with the Hardware Description Language VERILOG ◽

10.1007/978-3-642-61001-1_8 ◽

1996 ◽

pp. 163-203

Author(s):

Ulrich Golze

Download Full-text

Services

Search Engine
Journal Finder
Author Search
Bibliometric Visualization

Support

FAQs
For Editors
For Authors
Advertise With Us

Links

About Us
Contact Us
Terms and Conditions
Privacy Policy

[email protected]

The ScienceGate team tries to make research easier by managing and providing several unique services gathered in a web platform

©2025 ScienceGate All rights reserved.

Sign in / Sign up

Export Citation Format

Share Document