FPGA implementation of an enhanced chaotic-KASUMI block cipher
2016 ◽
Vol 9
(13)
◽
pp. 2200-2216
◽
2017 ◽
Vol 7
(2)
◽
pp. 175
Keyword(s):