A 6.6 ps RMS resolution time-to-digital converter using interleaved sampling method in a 28 nm FPGA

2019 ◽  
Vol 90 (4) ◽  
pp. 044706 ◽  
Author(s):  
Haojie Xia ◽  
Guiping Cao ◽  
Ning Dong
Author(s):  
Rajanish K. Kamat ◽  
Santosh A. Shinde ◽  
Pawan K. Gaikwad ◽  
Hansraj Guhilot

2019 ◽  
Vol 92 ◽  
pp. 104614
Author(s):  
Jiangkun Duan ◽  
Maliang Liu ◽  
Zhangming Zhu ◽  
Yintang Yang

Sign in / Sign up

Export Citation Format

Share Document