A 6.6 ps RMS resolution time-to-digital converter using interleaved sampling method in a 28 nm FPGA
2019 ◽
Vol 90
(4)
◽
pp. 044706
◽
Keyword(s):
Keyword(s):
Keyword(s):
Keyword(s):