The FPGA implement of ADPLL without retimed clock

2011 IEEE International Conference on Anti-Counterfeiting, Security and Identification ◽

10.1109/asid.2011.5967442 ◽

2011 ◽

Author(s):

Shuai Jiang ◽

Songbai He ◽

Fei You

Download Full-text