Framework-based arithmetic core generation to explore ASIC-based parallel binary multipliers

2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS) ◽

10.1109/icecs.2017.8292065 ◽

2017 ◽

Author(s):

Leandro M. G. Rocha ◽

Guilherme Paim ◽

Rafael Ferreira ◽

Eduardo Costa ◽

Sergio Bampi

Download Full-text