Implementation of dual latency operation in VDSL2 with downstream power back off on DSP chip

Author(s):  
S. Ravishankar ◽  
K.V. Padmaja ◽  
Santosh Sridhar
Sign in / Sign up

Export Citation Format

Share Document