A high PVT tolerance TDC with symmetrical Vernier delay ring

2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology ◽

10.1109/icsict.2012.6467894 ◽

2012 ◽

Author(s):

Biao Zhou ◽

Yajuan He ◽

Ping Luo

Download Full-text