ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
Parity Preserving Reversible Design Using FinFETs
2019 1st International Conference on Signal Processing, VLSI and Communication Engineering (ICSPVCE)
◽
10.1109/icspvce46182.2019.9092779
◽
2019
◽
Author(s):
Lokesh Mahor
◽
Anurag Chauhan
◽
Piyush Tiwari
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close