Low power technology mapping for LUT based FPGA - a genetic algorithm approach

Author(s):  
R. Pandey ◽  
S. Chattopadhyay
Sign in / Sign up

Export Citation Format

Share Document