Methodology for automated and recursive verification of verilog-AMS models against schematic