Testing Skew and Logic Faults in SoC Interconnects

Author(s):  
Néstor Hernández ◽  
Victor Champac
Sign in / Sign up

Export Citation Format

Share Document