I/O translation circuits for a systolic RNS matrix multiplier

Proceedings of the 33rd Midwest Symposium on Circuits and Systems ◽

10.1109/mwscas.1990.140734 ◽

2002 ◽

Author(s):

G.F. Chard ◽

Y.-Y.J. Leung

Download Full-text