Reducing the pressure on routing resources of FPGAs with generic logic chains

Author(s):  
Hadi Parandeh-Afshar ◽  
Grace Zgheib ◽  
Philp Brisk ◽  
Paolo Ienne
Sign in / Sign up

Export Citation Format

Share Document