Design and Analysis of Tri- Layered Strained Channel HOI DG FET at 14nm

Author(s):  
KULEEN KUMAR ◽  
Rudra Sankar Dhar
Sign in / Sign up

Export Citation Format

Share Document