Minimizing the number of test configurations for different FPGA families

Proceedings Eighth Asian Test Symposium (ATS'99) ◽

10.1109/ats.1999.810776 ◽

2003 ◽

Author(s):

M. Renovell ◽

J.M. Portal ◽

J. Figuras ◽

Y. Zorian

Download Full-text