Using Hardware-Transactional-Memory Support to Implement Thread-Level Speculation
2018 ◽
Vol 29
(2)
◽
pp. 466-480
◽
2017 ◽
Vol 45
(2)
◽
pp. 282-294
◽
2007 ◽
Vol 35
(2)
◽
pp. 81-91
◽
2014 ◽
Vol 43
(6)
◽
pp. 1192-1217
2016 ◽
Vol 43
(3S)
◽
pp. 144-157
◽
Keyword(s):