Using ATPG for clock rules checking in complex scan designs

Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125) ◽

10.1109/vtest.1997.599463 ◽

2002 ◽

Author(s):

P. Wohl ◽

J. Waicukauski

Download Full-text