Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC)
2013 ◽
Vol 66
(3)
◽
pp. 1507-1532
◽
Keyword(s):
On Chip
◽
Keyword(s):
2014 ◽
Vol 74
(4)
◽
pp. 2229-2240
◽
2015 ◽
Vol 115
(2)
◽
pp. 23-29
◽
Keyword(s):
Keyword(s):
Keyword(s):
2012 ◽
Vol 9
(3)
◽
pp. 300-308
◽
2017 ◽
Vol 28
(3)
◽
pp. 838-849
◽