Schedule-aware performance estimation of communication architecture for efficient design space exploration

First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721) ◽

10.1145/944645.944697 ◽

2003 ◽

Author(s):

Sungchan Kim ◽

Chaeseok Im ◽

Soonhoi Ha

Keyword(s):

Design Space Exploration ◽

Design Space ◽

Space Exploration ◽

Performance Estimation ◽

Efficient Design ◽

Communication Architecture

Download Full-text

Schedule-aware performance estimation of communication architecture for efficient design space exploration

First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721) ◽

10.1109/codess.2003.1275283 ◽

2004 ◽

Author(s):

Sungchan Kim ◽

Chaeseok Im ◽

Soonhoi Ha

Keyword(s):

Design Space Exploration ◽

Design Space ◽

Space Exploration ◽

Performance Estimation ◽

Efficient Design ◽

Communication Architecture

Download Full-text

Schedule-aware performance estimation of communication architecture for efficient design space exploration

IEEE Transactions on Very Large Scale Integration (VLSI) Systems ◽

10.1109/tvlsi.2004.842912 ◽

2005 ◽

Vol 13 (5) ◽

pp. 539-552 ◽

Author(s):

Sungchan Kim ◽

Chaeseok Im ◽

Soonhoi Ha

Keyword(s):

Design Space Exploration ◽

Design Space ◽

Space Exploration ◽

Performance Estimation ◽

Efficient Design ◽

Communication Architecture

Download Full-text

Fast Performance Estimation and Design Space Exploration of SSD Using AI Techniques

Lecture Notes in Computer Science - Embedded Computer Systems: Architectures, Modeling, and Simulation ◽

10.1007/978-3-030-60939-9_1 ◽

2020 ◽

pp. 1-17

Author(s):

Jangryul Kim ◽

Soonhoi Ha

Keyword(s):

Design Space Exploration ◽

Design Space ◽

Space Exploration ◽

Performance Estimation

Download Full-text

Efficient Design Space Exploration of GPGPU Architectures

Lecture Notes in Computer Science - Euro-Par 2012: Parallel Processing Workshops ◽

10.1007/978-3-642-36949-0_60 ◽

2013 ◽

pp. 518-527 ◽

Author(s):

Ali Jooya ◽

Amirali Baniasadi ◽

Nikitas J. Dimopoulos

Keyword(s):

Design Space Exploration ◽

Design Space ◽

Space Exploration ◽

Efficient Design

Download Full-text

Performance Modeling of Stencil Computing on a Stream-Based FPGA Accelerator for Efficient Design Space Exploration

IEICE Transactions on Information and Systems ◽

10.1587/transinf.2014rcp0013 ◽

2015 ◽

Vol E98.D (2) ◽

pp. 298-308 ◽

Author(s):

Keisuke DOHI ◽

Koji OKINA ◽

Rie SOEJIMA ◽

Yuichiro SHIBATA ◽

Kiyoshi OGURI

Keyword(s):

Design Space Exploration ◽

Performance Modeling ◽

Design Space ◽

Space Exploration ◽

Efficient Design

Download Full-text

Early Scenario Pruning for Efficient Design Space Exploration in Physical Synthesis

2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID) ◽

10.1109/vlsid.2016.94 ◽

2016 ◽

Author(s):

Mohd Anwar ◽

Sourav Saha ◽

Matthew M. Ziegler ◽

Lakshmi Reddy

Keyword(s):

Design Space Exploration ◽

Design Space ◽

Space Exploration ◽

Efficient Design ◽

Physical Synthesis

Download Full-text

An Efficient Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints

2008 Symposium on Application Specific Processors ◽

10.1109/sasp.2008.4570789 ◽

2008 ◽

Author(s):

Gianluca Palermo ◽

Cristina Silvano ◽

Vittorio Zaccaria

Keyword(s):

Design Space Exploration ◽

Chip Multiprocessors ◽

Design Space ◽

Space Exploration ◽

Efficient Design ◽

On Chip ◽

Application Specific

Download Full-text

Bottleneck Identification Techniques Leading to Simplified Performance Models for Efficient Design Space Exploration in VLSI Memory Systems

2010 23rd International Conference on VLSI Design ◽

10.1109/vlsi.design.2010.45 ◽

2010 ◽

Author(s):

Gautam Hazari ◽

Madhav P. Desai ◽

G. Srinivas

Keyword(s):

Design Space Exploration ◽

Design Space ◽

Space Exploration ◽

Memory Systems ◽

Efficient Design ◽

Performance Models ◽

Bottleneck Identification ◽

Identification Techniques

Download Full-text

An efficient design space exploration methodology for multiprocessor SoC architectures based on response surface methods

2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation ◽

10.1109/icsamos.2008.4664858 ◽

2008 ◽

Author(s):

Gianluca Palermo ◽

Cristina Silvano ◽

Vittorio Zaccaria

Keyword(s):

Response Surface ◽

Design Space Exploration ◽

Design Space ◽

Space Exploration ◽

Efficient Design ◽

Response Surface Methods ◽

Multiprocessor Soc

Download Full-text

Efficient Design Space Exploration of OpenCL Kernels for FPGA Targets Using Black Box Optimization

IEEE Access ◽

10.1109/access.2021.3117560 ◽

2021 ◽

Vol 9 ◽

pp. 136819-136830

Author(s):

Alireza Ghaffari ◽

Yvon Savaria

Keyword(s):

Design Space Exploration ◽

Design Space ◽

Space Exploration ◽

Black Box ◽

Efficient Design

Download Full-text