KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design

2019 ◽  
Author(s):  
Luca Piccolboni ◽  
Giuseppe Di Guglielmo ◽  
Luca P. Carloni
Keyword(s):  
High Level Synthesis ◽  
High Level ◽  
Latency Insensitive

High-Level Synthesis in Latency Insensitive System Methodology

2005 ◽  
Author(s):  
P. Bomel ◽  
N. Abdelli ◽  
E. Martin ◽  
A.-M. Fouilliart ◽  
E. Boutillon ◽  
...  
Keyword(s):  
High Level Synthesis ◽  
High Level ◽  
System Methodology ◽  
Latency Insensitive

Floorplan-Aware High-Level Synthesis for Generalized Distributed-Register Architectures

2009 ◽  
Vol E92-A (12) ◽  
pp. 3169-3179 ◽  
Author(s):  
Akira OHCHI ◽  
Nozomu TOGAWA ◽  
Masao YANAGISAWA ◽  
Tatsuo OHTSUKI
Keyword(s):  
High Level Synthesis ◽  
High Level

Exact and Practical Modulo Scheduling for High-Level Synthesis

2019 ◽  
Vol 12 (2) ◽  
pp. 1-26 ◽  
Author(s):  
Julian Oppermann ◽  
Melanie Reuter-Oppermann ◽  
Lukas Sommer ◽  
Andreas Koch ◽  
Oliver Sinnen
Keyword(s):  
High Level Synthesis ◽  
Modulo Scheduling ◽  
High Level
Sign in / Sign up

Export Citation Format

Share Document