Designing with Xilinx® FPGAs
Latest Publications

TOTAL DOCUMENTS

19

(FIVE YEARS 0)

H-INDEX

1

(FIVE YEARS 0)

Published By Springer International Publishing

9783319424378, 9783319424385

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

SysGen for DSP

Designing with Xilinx® FPGAs ◽

10.1007/978-3-319-42438-5_8 ◽

2016 ◽

pp. 85-95

Author(s):

Arvind Sundararajan

Download Full-text

Timing Closure

Designing with Xilinx® FPGAs ◽

10.1007/978-3-319-42438-5_14 ◽

2016 ◽

pp. 165-175

Author(s):

Srinivasan Dasasathyan

Keyword(s):

Download Full-text

Power Analysis and Optimization

Designing with Xilinx® FPGAs ◽

10.1007/978-3-319-42438-5_15 ◽

2016 ◽

pp. 177-187 ◽

Author(s):

Anup Kumar Sultania ◽

Chun Zhang ◽

Darshak Kumarpal Gandhi ◽

Fan Zhang

Keyword(s):

Download Full-text

C-Based Design

Designing with Xilinx® FPGAs ◽

10.1007/978-3-319-42438-5_10 ◽

2016 ◽

pp. 111-125

Author(s):

Duncan Mackay

Download Full-text

Stacked Silicon Interconnect (SSI)

Designing with Xilinx® FPGAs ◽

10.1007/978-3-319-42438-5_13 ◽

2016 ◽

pp. 153-163

Author(s):

Brian Philofsky

Download Full-text

Simulation

Designing with Xilinx® FPGAs ◽

10.1007/978-3-319-42438-5_11 ◽

2016 ◽

pp. 127-140 ◽

Author(s):

Saikat Bandopadhyay

Download Full-text

Vivado IP Integrator

Designing with Xilinx® FPGAs ◽

10.1007/978-3-319-42438-5_7 ◽

2016 ◽

pp. 75-84

Author(s):

Sagar Raghunandan Gosavi

Download Full-text

Partial Reconfiguration and Hierarchical Design

Designing with Xilinx® FPGAs ◽

10.1007/978-3-319-42438-5_19 ◽

2016 ◽

pp. 237-249

Author(s):

Amr Monawir

Keyword(s):

Partial Reconfiguration ◽

Hierarchical Design

Download Full-text

Memory Controllers

Designing with Xilinx® FPGAs ◽

10.1007/978-3-319-42438-5_5 ◽

2016 ◽

pp. 49-64

Author(s):

Karthikeyan Palanisamy

Download Full-text

Hardware Debug

Designing with Xilinx® FPGAs ◽

10.1007/978-3-319-42438-5_17 ◽

2016 ◽

pp. 205-218

Author(s):

Brad Fross

Download Full-text