Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE Comput. Soc

0769509363

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

On designing constrained local access networks

Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000 ◽

10.1109/ispan.2000.900282 ◽

2002 ◽

Cited By ~ 1

Author(s):

H.K. Dai ◽

S. Fujino

Keyword(s):

Access Networks ◽

Local Access ◽

Local Access Networks

Download Full-text

Parallel real-time computation: sometimes quantity means quality

Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000 ◽

10.1109/ispan.2000.900252 ◽

2002 ◽

Cited By ~ 2

Author(s):

S.G. Akl

Keyword(s):

Real Time

Download Full-text

Comprehensive evaluation of an instruction reissue mechanism

Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000 ◽

10.1109/ispan.2000.900265 ◽

2002 ◽

Cited By ~ 2

Author(s):

T. Sato ◽

I. Arita

Keyword(s):

Comprehensive Evaluation

Download Full-text

NP-completeness of the bulk synchronous task scheduling problem and its approximation algorithm

Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000 ◽

10.1109/ispan.2000.900276 ◽

2002 ◽

Cited By ~ 1

Author(s):

N. Fujimoto ◽

K. Hagihara

Keyword(s):

Approximation Algorithm ◽

Task Scheduling ◽

Scheduling Problem ◽

Np Completeness

Download Full-text

An accurate analysis of reliability parameters in meshes with fault-tolerant adaptive routing

Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000 ◽

10.1109/ispan.2000.900267 ◽

2002 ◽

Author(s):

R. Alcover ◽

V. Chirivella ◽

J. Duato

Keyword(s):

Fault Tolerant ◽

Adaptive Routing ◽

Accurate Analysis ◽

Reliability Parameters

Download Full-text

Hierarchical 3D-torus interconnection network

Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000 ◽

10.1109/ispan.2000.900261 ◽

2002 ◽

Cited By ~ 5

Author(s):

S. Horiguchi ◽

T. Ooki

Keyword(s):

Interconnection Network

Download Full-text

Fault-tolerant wormhole routing in 2D meshes

Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000 ◽

10.1109/ispan.2000.900268 ◽

2002 ◽

Author(s):

Jipeng Zhou ◽

F.C.M. Lau

Keyword(s):

Fault Tolerant ◽

Wormhole Routing

Download Full-text

Greedy dynamic hot-potato routing on arrays

Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000 ◽

10.1109/ispan.2000.900283 ◽

2002 ◽

Cited By ~ 1

Author(s):

I. Caragiannis ◽

C. Kaklamanis ◽

I. Vergados

Download Full-text

On-the-fly sending: a low latency high bandwidth message transfer mechanism

Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000 ◽

10.1109/ispan.2000.900284 ◽

2002 ◽

Cited By ~ 4

Author(s):

N. Tanabe ◽

J. Yamamoto ◽

H. Nishi ◽

T. Kudoh ◽

Y. Hamada ◽

...

Keyword(s):

Transfer Mechanism ◽

Low Latency ◽

High Bandwidth

Download Full-text

A parallel processor architecture for prefetching

Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000 ◽

10.1109/ispan.2000.900293 ◽

2002 ◽

Author(s):

S.-M. Kim ◽

S. Manoharan

Keyword(s):

Processor Architecture ◽

Parallel Processor

Download Full-text

Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE Comput. Soc

On designing constrained local access networks

Parallel real-time computation: sometimes quantity means quality

Comprehensive evaluation of an instruction reissue mechanism

NP-completeness of the bulk synchronous task scheduling problem and its approximation algorithm

An accurate analysis of reliability parameters in meshes with fault-tolerant adaptive routing

Hierarchical 3D-torus interconnection network

Fault-tolerant wormhole routing in 2D meshes

Greedy dynamic hot-potato routing on arrays

On-the-fly sending: a low latency high bandwidth message transfer mechanism

A parallel processor architecture for prefetching

Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000
Latest Publications