2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781424490714

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

A Predictive Model for Dynamic Microarchitectural Adaptivity Control

2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.2010.14 ◽

2010 ◽

Cited By ~ 44

Author(s):

Christophe Dubach ◽

Timothy M. Jones ◽

Edwin V. Bonilla ◽

Michael F.P. O'Boyle

Keyword(s):

Predictive Model

Download Full-text

Author Index

2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.2010.53 ◽

2010 ◽

Download Full-text

Erasing Core Boundaries for Robust and Configurable Performance

2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.2010.30 ◽

2010 ◽

Cited By ~ 5

Author(s):

Shantanu Gupta ◽

Shuguang Feng ◽

Amin Ansari ◽

Scott Mahlke

Download Full-text

SAFER: Stuck-At-Fault Error Recovery for Memories

2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.2010.46 ◽

2010 ◽

Cited By ~ 118

Author(s):

Nak Hee Seong ◽

Dong Hyuk Woo ◽

Vijayalakshmi Srinivasan ◽

Jude A. Rivers ◽

Hsien-Hsin S. Lee

Keyword(s):

Error Recovery

Download Full-text

Automatic Parallelization in a Binary Rewriter

2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.2010.27 ◽

2010 ◽

Cited By ~ 27

Author(s):

Aparna Kotha ◽

Kapil Anand ◽

Matthew Smithson ◽

Greeshma Yellareddy ◽

Rajeev Barua

Keyword(s):

Automatic Parallelization

Download Full-text

Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks

2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.2010.10 ◽

2010 ◽

Cited By ~ 19

Author(s):

Minseon Ahn ◽

Eun Jung Kim

Keyword(s):

Interconnection Networks ◽

On Chip

Download Full-text

2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.2010.9 ◽

2010 ◽

Download Full-text

Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies

2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.2010.52 ◽

2010 ◽

Cited By ~ 63

Author(s):

Aamer Jaleel ◽

Eric Borch ◽

Malini Bhandaru ◽

Simon C. Steely Jr. ◽

Joel Emer

Keyword(s):

Cache Management ◽

Cache Performance ◽

Management Policies ◽

Temporal Locality

Download Full-text

Roster Page

2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.2010.54 ◽

2010 ◽

Download Full-text

Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors

2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.2010.41 ◽

2010 ◽

Cited By ~ 17

Author(s):

Guoping Long ◽

Diana Franklin ◽

Susmit Biswas ◽

Pablo Ortiz ◽

Jason Oberg ◽

...

Download Full-text

2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

A Predictive Model for Dynamic Microarchitectural Adaptivity Control

Author Index

Erasing Core Boundaries for Robust and Configurable Performance

SAFER: Stuck-At-Fault Error Recovery for Memories

Automatic Parallelization in a Binary Rewriter

Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks

Table of Contents

Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies

Roster Page

Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors

Export Citation Format

2010 43rd Annual IEEE/ACM International Symposium on MicroarchitectureLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

A Predictive Model for Dynamic Microarchitectural Adaptivity Control

Author Index

Erasing Core Boundaries for Robust and Configurable Performance

SAFER: Stuck-At-Fault Error Recovery for Memories

Automatic Parallelization in a Binary Rewriter

Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks

Table of Contents

Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies

Roster Page

Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors

2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
Latest Publications