Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114)
Latest Publications

TOTAL DOCUMENTS

20

(FIVE YEARS 0)

H-INDEX

7

(FIVE YEARS 0)

Published By IEEE

0818679492

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Optimization method for broadband modem FIR filter design using common subexpression elimination

Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114) ◽

10.1109/isss.1997.621681 ◽

2002 ◽

Author(s):

R. Pasko ◽

P. Schaumont ◽

V. Derudder ◽

D. Durackova

Keyword(s):

Filter Design ◽

Optimization Method ◽

Common Subexpression Elimination ◽

Fir Filter Design

Download Full-text

A new optimization technique for improving resource exploitation and critical path minimization

Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114) ◽

10.1109/isss.1997.621677 ◽

2002 ◽

Author(s):

B. Landwehr ◽

P. Marwedel

Keyword(s):

Critical Path ◽

Optimization Technique ◽

Resource Exploitation

Download Full-text

Constraint analysis for DSP code generation

Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114) ◽

10.1109/isss.1997.621673 ◽

2002 ◽

Author(s):

B. Mesman ◽

M.T.J. Strik ◽

A.H. Timmer ◽

J.L. van Meerbergen ◽

J.A.G. Jess

Keyword(s):

Code Generation ◽

Constraint Analysis

Download Full-text

Prototyping of the receiver unit for a broadband access network

Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114) ◽

10.1109/isss.1997.621672 ◽

2002 ◽

Author(s):

A. Hein ◽

J. Dalcolmo ◽

P. Le Corre ◽

R. Lauwereins ◽

M. Ade

Keyword(s):

Access Network ◽

Broadband Access ◽

Receiver Unit ◽

Broadband Access Network

Download Full-text

Embedded system synthesis by timing constraints solving

Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114) ◽

10.1109/isss.1997.621675 ◽

2002 ◽

Author(s):

K. Kuchcinski

Keyword(s):

Embedded System ◽

Timing Constraints ◽

System Synthesis ◽

Constraints Solving

Download Full-text

Co-emulation and debugging of HW/SW-systems

Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114) ◽

10.1109/isss.1997.621684 ◽

2002 ◽

Author(s):

G. Koch ◽

U. Kebschull ◽

W. Rosenstiel

Download Full-text

Port calling: a transformation for reducing I/O during multi-package functional partitioning

Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114) ◽

10.1109/isss.1997.621682 ◽

2002 ◽

Author(s):

F. Vahid

Keyword(s):

Functional Partitioning

Download Full-text

Optimization of the background memory utilization by partitioning

Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114) ◽

10.1109/isss.1997.621679 ◽

2002 ◽

Author(s):

U. Eckhardt ◽

R. Merker

Keyword(s):

Memory Utilization

Download Full-text

An efficient representation for formal synthesis

Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114) ◽

10.1109/isss.1997.621670 ◽

2002 ◽

Author(s):

C. Blumenrohr ◽

D. Eisenbiegler

Keyword(s):

Formal Synthesis ◽

Efficient Representation

Download Full-text

A scheduling and pipelining algorithm for hardware/software systems

Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114) ◽

10.1109/isss.1997.621683 ◽

2002 ◽

Author(s):

S. Bakshi ◽

D.D. Gajski

Keyword(s):

Software Systems ◽

Pipelining Algorithm

Download Full-text