2018 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES)

2018 ◽

Cited By ~ 1

Author(s):

Kana Shimada ◽

Ittetsu Taniguchi ◽

Hiroyuki Tomiyama

Keyword(s):

Work In Progress ◽

Data Parallel ◽

Parallel Tasks

Download Full-text

Work-in-Progress: Multiple Alignment of Packet Sequences for Efficient Communication in a Many-Core Neuromorphic System

2018 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES) ◽

10.1109/cases.2018.8516870 ◽

2018 ◽

Author(s):

Gianvito Urgese ◽

Luca Peres ◽

Francesco Barchi ◽

Enrico Macii ◽

Andrea Acquaviva

Keyword(s):

Multiple Alignment ◽

Work In Progress ◽

Efficient Communication ◽

Neuromorphic System ◽

Many Core

Download Full-text

Special Session: Advances and Throwbacks in Hardware-Assisted Security

2018 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES) ◽

10.1109/cases.2018.8516874 ◽

2018 ◽

Cited By ~ 9

Author(s):

Ferdinand Brasser ◽

Lucas Davi ◽

Abhijitt Dhavlle ◽

Tommaso Frassetto ◽

Sai Manoj Pudukotai Dinakarrao ◽

...

Keyword(s):

Special Session

Download Full-text

Work in Progress: An Confidentiality and Integrity Scheme for the Distributed Shared Memory of Embedded Multi-core System

2018 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES) ◽

10.1109/cases.2018.8516886 ◽

2018 ◽

Author(s):

Pengfei Yang ◽

Quan Wang ◽

Xiaokun Huang ◽

Xin Mi

Keyword(s):

Shared Memory ◽

Distributed Shared Memory ◽

Core System ◽

Work In Progress

Download Full-text

Work-in-Progress: Maximizing I/O throughput and Minimizing Performance Variation via Reinforcement Learning based I/O Merging for SSDs

2018 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES) ◽

10.1109/cases.2018.8516832 ◽

2018 ◽

Author(s):

Chao wu ◽

Cheng Ji ◽

Qiao Li ◽

Chenchen Fu ◽

Chun Jason Xue

Keyword(s):

Reinforcement Learning ◽

Work In Progress ◽

Performance Variation

Download Full-text

Work-in-Progress: A Partitioning Strategy for exploring Error-Resilience in Circuits

2018 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES) ◽

10.1109/cases.2018.8516757 ◽

2018 ◽

Author(s):

Ilaria Scarabottolo ◽

Giovanni Ansaloni ◽

Laura Pozzi

Keyword(s):

Error Resilience ◽

Work In Progress ◽

Partitioning Strategy

Download Full-text

Work in Progress: Performance Modeling for Data Distribution in Heterogeneous Computing Systems

2018 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES) ◽

10.1109/cases.2018.8516758 ◽

2018 ◽

Cited By ~ 1

Author(s):

K. Vanishree ◽

Madhura Purnaprajna

Keyword(s):

Heterogeneous Computing ◽

Performance Modeling ◽

Data Distribution ◽

Computing Systems ◽

Work In Progress ◽

Heterogeneous Computing Systems

Download Full-text

Work-in-Progress: DRAM Cache Access Optimization leveraging Line Locking in Tag Cache

2018 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES) ◽

10.1109/cases.2018.8516812 ◽

2018 ◽

Author(s):

Shivani Tripathy ◽

Debiprasanna Sahoo ◽

Manoranjan Satpathy

Keyword(s):

Work In Progress ◽

Cache Access

Download Full-text

Work-in-Progress: Writing-Aware Data Variable Allocation on Hybrid SRAM+NVM SPM

2018 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES) ◽

10.1109/cases.2018.8516763 ◽

2018 ◽

Cited By ~ 1

Author(s):

Yixin Li ◽

Jinyu Zhan ◽

Wei Jiang ◽

Ying Li

Keyword(s):

Work In Progress

Download Full-text

Work-in-Progress: Persistence Improvement for Distributed Cache with NVM Based Storage System

2018 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES) ◽

10.1109/cases.2018.8516732 ◽

2018 ◽

Author(s):

Junlong Wang ◽

Wei Jiang ◽

Jinyu Zhan ◽

Jinghuan Yu ◽

Haibo Hu ◽

...

Keyword(s):

Storage System ◽

Work In Progress ◽

Distributed Cache

Download Full-text

2018 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES)
Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Work-in-Progress: Communication-Aware Scheduling of Data-Parallel Tasks

Work-in-Progress: Multiple Alignment of Packet Sequences for Efficient Communication in a Many-Core Neuromorphic System

Special Session: Advances and Throwbacks in Hardware-Assisted Security

Work in Progress: An Confidentiality and Integrity Scheme for the Distributed Shared Memory of Embedded Multi-core System

Work-in-Progress: Maximizing I/O throughput and Minimizing Performance Variation via Reinforcement Learning based I/O Merging for SSDs

Work-in-Progress: A Partitioning Strategy for exploring Error-Resilience in Circuits

Work in Progress: Performance Modeling for Data Distribution in Heterogeneous Computing Systems

Work-in-Progress: DRAM Cache Access Optimization leveraging Line Locking in Tag Cache

Work-in-Progress: Writing-Aware Data Variable Allocation on Hybrid SRAM+NVM SPM

Work-in-Progress: Persistence Improvement for Distributed Cache with NVM Based Storage System

Export Citation Format

2018 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Work-in-Progress: Communication-Aware Scheduling of Data-Parallel Tasks

Work-in-Progress: Multiple Alignment of Packet Sequences for Efficient Communication in a Many-Core Neuromorphic System

Special Session: Advances and Throwbacks in Hardware-Assisted Security

Work in Progress: An Confidentiality and Integrity Scheme for the Distributed Shared Memory of Embedded Multi-core System

Work-in-Progress: Maximizing I/O throughput and Minimizing Performance Variation via Reinforcement Learning based I/O Merging for SSDs

Work-in-Progress: A Partitioning Strategy for exploring Error-Resilience in Circuits

Work in Progress: Performance Modeling for Data Distribution in Heterogeneous Computing Systems

Work-in-Progress: DRAM Cache Access Optimization leveraging Line Locking in Tag Cache

Work-in-Progress: Writing-Aware Data Variable Allocation on Hybrid SRAM+NVM SPM

Work-in-Progress: Persistence Improvement for Distributed Cache with NVM Based Storage System

2018 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES)
Latest Publications