Practical Formal Methods for Hardware Design
Latest Publications

TOTAL DOCUMENTS

13
(FIVE YEARS 0)

H-INDEX

1
(FIVE YEARS 0)

Published By Springer Berlin Heidelberg

9783540620075, 9783642606410
Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Siemens Industrial Experience

1997 ◽  
pp. 159-172
Author(s):  
Ronald Herrmann ◽  
Jörg Bormann ◽  
Thomas Filkorn ◽  
Jörg Lohse ◽  
Hans-Albert Schneider
Keyword(s):  
Industrial Experience

Specification Languages

1997 ◽  
pp. 23-51
Author(s):  
Werner Damm ◽  
Gert Döhmen ◽  
Johannes Helbig ◽  
Peter Kelb ◽  
Rainer Schlör ◽  
...  
Keyword(s):  
Specification Languages

VHDL Formal Modeling and Analysis

1997 ◽  
pp. 217-228
Author(s):  
Luis Entrena ◽  
Serafín Olcoz ◽  
Juan Goicolea
Keyword(s):  
Formal Modeling ◽  
Modeling And Analysis

Generating VHDL Code from LOTOS Descriptions

1997 ◽  
pp. 266-293
Author(s):  
Andrés Marín López ◽  
Carlos Delgado Kloos ◽  
Tomás Robles Valladares ◽  
Tomás de Miguel Moro
Keyword(s):  
Vhdl Code

Introduction

1997 ◽  
pp. 1-4
Author(s):  
Carlos Delgado Kloos ◽  
Werner Damm ◽  
Juan Goicolea

Italtel Application of the FORMAT Design Flow

1997 ◽  
pp. 132-158
Author(s):  
Massimo Bombana ◽  
Patrizia Cavalloro ◽  
Fabrizio Ferrandi ◽  
Fernanda Salice
Keyword(s):  
Design Flow

Synthesis Flow

1997 ◽  
pp. 81-96
Author(s):  
Werner Grass ◽  
Wolf-Dieter Tiedemann ◽  
Carlos Delgado Kloos ◽  
André Marin López

Synthesis Techniques

1997 ◽  
pp. 229-265
Author(s):  
Wolf-Dieter Tiedemann ◽  
Stefan Lenk ◽  
Christian Grobe ◽  
Werner Grass ◽  
Carlos Delgado Kloos ◽  
...  
Keyword(s):  
Synthesis Techniques

The FORMAT Model Checker

1997 ◽  
pp. 175-183
Author(s):  
Andreas Scholz ◽  
Thomas Filkorn ◽  
Jörg Lohse ◽  
Hans-Albert Schneider ◽  
Erik Tidén ◽  
...  
Keyword(s):  
Model Checker
Load More ...
Sign in / Sign up

Export Citation Format

Share Document