Evaluation of an Integrated High-Level Synthesis Method

1997 ◽  
pp. 89-108
Author(s):  
P. Arató ◽  
I. Jankovits ◽  
Z. Sugár ◽  
Sz. Szigeti
Keyword(s):  
Synthesis Method ◽  
High Level Synthesis ◽  
High Level

A high-level synthesis method for weakly testable data paths

2002 ◽  
Author(s):  
M. Inoue ◽  
T. Higashimura ◽  
K. Noda ◽  
T. Masuzawa ◽  
H. Fujiwara
Keyword(s):  
Synthesis Method ◽  
High Level Synthesis ◽  
High Level

ASIC Design of Natural Frequency of ECG Signal for Atrial Fibrillation Detection Module using High-Level Synthesis Approach

2015 ◽  
Vol 74 (6) ◽  
Author(s):  
Nurul Ashikin Abdul-Kadir ◽  
Norlaili Mat Safri ◽  
Mohd Afzan Othman
Keyword(s):  
Atrial Fibrillation ◽  
Signal Processing ◽  
Feature Extraction ◽  
Digital Signal Processing ◽  
Natural Frequency ◽  
Synthesis Method ◽  
Digital Signal ◽  
High Level Synthesis ◽  
Ecg Signal ◽  
High Level

The growth of interest in the development of reduced-scale electrocardiogram (ECG) system based on field-programmable gated-array (FPGA) design platform is increasing. This study provides initial result of mapping digital signal processing to hardware design for specific purpose. In this paper, a part of digital signal processing for atrial fibrillation classification was implemented to register-transfer level (RTL) design. The specific part was feature extraction of ECG signal. The algorithm of ECG signal feature extraction was natural frequency from second-order system for detecting atrial fibrillation. By applying high-level synthesis method, three designs were implemented for natural frequency behavior. The designs were two Single-Cycle (Design 1 and Design 2) and Multi-Cycle fully-constraint (Design 3), of which logic utilization consist of 2530, 36 and 1, respectively. Performance evaluation among all designs were compared.

A high level synthesis method for Reconfigurable Operator Array

2012 ◽  
Author(s):  
Bin Liu ◽  
Xin-An Wang ◽  
Shan-Shan Yong ◽  
Jing Lan ◽  
Cheng-Hao Wu ◽  
...  
Keyword(s):  
Synthesis Method ◽  
High Level Synthesis ◽  
High Level

Floorplan-Aware High-Level Synthesis for Generalized Distributed-Register Architectures

2009 ◽  
Vol E92-A (12) ◽  
pp. 3169-3179 ◽  
Author(s):  
Akira OHCHI ◽  
Nozomu TOGAWA ◽  
Masao YANAGISAWA ◽  
Tatsuo OHTSUKI
Keyword(s):  
High Level Synthesis ◽  
High Level
Sign in / Sign up

Export Citation Format

Share Document