A design of a fast pipelined modular multiplier based on a diminished-radix algorithm

Glenn Orton; Lloyd Peppard; Stafford Tavares

doi:10.1007/bf00203816

A design of a fast pipelined modular multiplier based on a diminished-radix algorithm

Journal of Cryptology ◽

10.1007/bf00203816 ◽

1993 ◽

Vol 6 (4) ◽

pp. 183-208 ◽

Cited By ~ 3

Author(s):

Glenn Orton ◽

Lloyd Peppard ◽

Stafford Tavares

Keyword(s):

Modular Multiplier

Get full-text (via PubEx)

High speed modular multiplier and digital filter for LSI development

10.1145/1476589.1476698 ◽

1968 ◽

Author(s):

Don F. Calhoun

Keyword(s):

Digital Filter ◽

High Speed ◽

Modular Multiplier

Get full-text (via PubEx)

Fast Montgomery Modular Multiplier using FPGAs

IEEE Embedded Systems Letters ◽

10.1109/les.2021.3090029 ◽

2021 ◽

pp. 1-1

Author(s):

Francisco Pajuelo-Holguera ◽

Jose M. Granado-Criado ◽

Juan A. Gomez-Pulido

Keyword(s):

Modular Multiplier

Get full-text (via PubEx)

A Length-Scalable Modular Multiplier Implemented with Multi-bit Scanning

2021 IEEE 4th International Conference on Electronics Technology (ICET) ◽

10.1109/icet51757.2021.9451138 ◽

2021 ◽

Author(s):

Jin Wen ◽

Ning Wu ◽

Fen Ge ◽

LiangKai Zhao

Keyword(s):

Modular Multiplier

Get full-text (via PubEx)

Design of Modular Multiplier Based on Improved Montgomery Algorithm and Systolic Array

10.1109/imsccs.2006.209 ◽

2006 ◽

Cited By ~ 5

Author(s):

Feng Gang

Keyword(s):

Systolic Array ◽

Modular Multiplier

Get full-text (via PubEx)

Low latency high throughput Montgomery modular multiplier for RSA cryptosystem

Engineering Science and Technology an International Journal ◽

10.1016/j.jestch.2021.08.002 ◽

2021 ◽

Author(s):

Aashish Parihar ◽

Sangeeta Nakhate

Keyword(s):

High Throughput ◽

Low Latency ◽

Rsa Cryptosystem ◽

Modular Multiplier

Get full-text (via PubEx)

Fast Montgomery modular multiplier for Rivest–Shamir–Adleman cryptosystem

IET Information Security ◽

10.1049/iet-ifs.2018.5191 ◽

2019 ◽

Vol 13 (3) ◽

pp. 231-238 ◽

Cited By ~ 1

Author(s):

Aashish Parihar ◽

Sangeeta Nakhate

Keyword(s):

Modular Multiplier

Get full-text (via PubEx)

A novel two-stage modular multiplier based on racetrack memory for asymmetric cryptography

2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) ◽

10.1109/iccad.2017.8203789 ◽

2017 ◽

Cited By ~ 3

Author(s):

Tao Luo ◽

Bingsheng He ◽

Wei Zhang ◽

Douglas L. Maskell

Keyword(s):

Two Stage ◽

Asymmetric Cryptography ◽

Modular Multiplier

Get full-text (via PubEx)

Safe-Error Attack on SPA-FA Resistant Exponentiations Using a HW Modular Multiplier

Lecture Notes in Computer Science - Information Security and Cryptology - ICISC 2007 ◽

10.1007/978-3-540-76788-6_22 ◽

2007 ◽

pp. 273-281 ◽

Cited By ~ 8

Author(s):

Chong Hee Kim ◽

Jong Hoon Shin ◽

Jean-Jacques Quisquater ◽

Pil Joong Lee

Keyword(s):

Modular Multiplier

Get full-text (via PubEx)

Efficient parallel finite field modular multiplier

3rd International Symposium on Image and Signal Processing and Analysis, 2003. ISPA 2003. Proceedings of the ◽

10.1109/ispa.2003.1296936 ◽

2004 ◽

Author(s):

Hua Li

Keyword(s):

Finite Field ◽

Modular Multiplier

Get full-text (via PubEx)

FPGA-Based Optimized Design of Montgomery Modular Multiplier

IEEE Transactions on Circuits & Systems II Express Briefs ◽

10.1109/tcsii.2020.3040665 ◽

2020 ◽

pp. 1-1

Author(s):

Ahmed A. H. Abd-Elkader ◽

Mostafa Rashdan ◽

El-Sayed A. M. Hasaneen ◽

Hesham F. A. Hamed

Keyword(s):

Optimized Design ◽

Modular Multiplier

Get full-text (via PubEx)