ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
On-Chip Deep Neural Network Storage with Multi-Level eNVM
2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)
◽
10.1109/dac.2018.8465818
◽
2018
◽
Cited By ~ 1
Author(s):
Marco Donato
◽
Brandon Reagen
◽
Lillian Pentecost
◽
Udit Gupta
◽
David Brooks
◽
...
Keyword(s):
Neural Network
◽
Deep Neural Network
◽
Network Storage
◽
Multi Level
◽
On Chip
Download Full-text
Related Documents
Cited By
References
On-chip deep neural network storage with multi-level eNVM
Proceedings of the 55th Annual Design Automation Conference on - DAC '18
◽
10.1145/3195970.3196083
◽
2018
◽
Cited By ~ 1
Author(s):
Marco Donato
◽
Brandon Reagen
◽
Lillian Pentecost
◽
Udit Gupta
◽
David Brooks
◽
...
Keyword(s):
Neural Network
◽
Deep Neural Network
◽
Network Storage
◽
Multi Level
◽
On Chip
Download Full-text
Weld defect classification in radiographic images using unified deep neural network with multi-level features
Journal of Intelligent Manufacturing
◽
10.1007/s10845-020-01581-2
◽
2020
◽
Author(s):
Lu Yang
◽
Hongquan Jiang
Keyword(s):
Neural Network
◽
Deep Neural Network
◽
Defect Classification
◽
Radiographic Images
◽
Weld Defect
◽
Multi Level
Download Full-text
Blind Stereoscopic Image Quality Assessment By Deep Neural Network Of Multi-Level Feature Fusion
2020 IEEE International Conference on Multimedia and Expo (ICME)
◽
10.1109/icme46284.2020.9102888
◽
2020
◽
Author(s):
Jiebin Yan
◽
Yuming Fang
◽
Liping Huang
◽
Xiongkuo Min
◽
Yiru Yao
◽
...
Keyword(s):
Neural Network
◽
Image Quality
◽
Quality Assessment
◽
Deep Neural Network
◽
Image Quality Assessment
◽
Feature Fusion
◽
Stereoscopic Image
◽
Multi Level
Download Full-text
MOSDA: On-chip Memory Optimized Sparse Deep Neural Network Accelerator with Efficient Index Matching
IEEE Open Journal of Circuits and Systems
◽
10.1109/ojcas.2020.3035402
◽
2020
◽
pp. 1-1
Author(s):
Hongjie Xu
◽
Jun Shiomi
◽
Hidetoshi Onodera
Keyword(s):
Neural Network
◽
Deep Neural Network
◽
Index Matching
◽
On Chip
Download Full-text
A Two-way SRAM Array based Accelerator for Deep Neural Network On-chip Training
2020 57th ACM/IEEE Design Automation Conference (DAC)
◽
10.1109/dac18072.2020.9218524
◽
2020
◽
Author(s):
Hongwu Jiang
◽
Shanshi Huang
◽
Xiaochen Peng
◽
Jian-Wei Su
◽
Yen-Chi Chou
◽
...
Keyword(s):
Neural Network
◽
Deep Neural Network
◽
Network On Chip
◽
On Chip
Download Full-text
On-Chip Memory Based Binarized Convolutional Deep Neural Network Applying Batch Normalization Free Technique on an FPGA
2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)
◽
10.1109/ipdpsw.2017.95
◽
2017
◽
Cited By ~ 30
Author(s):
Haruyoshi Yonekawa
◽
Hiroki Nakahara
Keyword(s):
Neural Network
◽
Deep Neural Network
◽
Batch Normalization
◽
On Chip
Download Full-text
DNN-Life: An Energy-Efficient Aging Mitigation Framework for Improving the Lifetime of On-Chip Weight Memories in Deep Neural Network Hardware Architectures
10.23919/date51398.2021.9473943
◽
2021
◽
Author(s):
Muhammad Abdullah Hanif
◽
Muhammad Shafique
Keyword(s):
Neural Network
◽
Energy Efficient
◽
Deep Neural Network
◽
Hardware Architectures
◽
Neural Network Hardware
◽
On Chip
Download Full-text
Design of an Efficient Deep Neural Network for Multi-level Classification of Breast Cancer Histology Images
Intelligent Computing and Applications - Advances in Intelligent Systems and Computing
◽
10.1007/978-981-15-5566-4_40
◽
2020
◽
pp. 447-459
Author(s):
H. S. Laxmisagar
◽
M. C. Hanumantharaju
Keyword(s):
Breast Cancer
◽
Neural Network
◽
Deep Neural Network
◽
Multi Level
Download Full-text
Multi-Level Deep Neural Network Adaptation for Speaker Verification Using MMD and Consistency Regularization
ICASSP 2020 - 2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)
◽
10.1109/icassp40776.2020.9054134
◽
2020
◽
Author(s):
Weiwei Lin
◽
Man-Mai Mak
◽
Na Li
◽
Dan Su
◽
Dong Yu
Keyword(s):
Neural Network
◽
Deep Neural Network
◽
Speaker Verification
◽
Network Adaptation
◽
Multi Level
Download Full-text
On-Chip Memory Technology Design Space Explorations for Mobile Deep Neural Network Accelerators
Proceedings of the 56th Annual Design Automation Conference 2019 on - DAC '19
◽
10.1145/3316781.3317874
◽
2019
◽
Cited By ~ 7
Author(s):
Haitong Li
◽
Mudit Bhargava
◽
Paul N. Whatmough
◽
H.-S. Philip Wong
Keyword(s):
Neural Network
◽
Deep Neural Network
◽
Design Space
◽
Technology Design
◽
On Chip
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close