ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
Spatial and Temporal Data Path Remapping for Fault-Tolerant Coarse-Grained Reconfigurable Architectures
2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
◽
10.1109/dft.2011.7
◽
2011
◽
Cited By ~ 8
Author(s):
Sven Eisenhardt
◽
Anja Küster
◽
Thomas Schweizer
◽
Tommy Kuhn
◽
Wolfgang Rosenstiel
Keyword(s):
Fault Tolerant
◽
Coarse Grained
◽
Reconfigurable Architectures
◽
Data Path
◽
Temporal Data
Download Full-text
Related Documents
Cited By
References
Using Run-Time Reconfiguration to Implement Fault-Tolerant Coarse Grained Reconfigurable Architectures
2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum
◽
10.1109/ipdpsw.2012.39
◽
2012
◽
Cited By ~ 5
Author(s):
Thomas Schweizer
◽
Anja Kuster
◽
Sven Eisenhardt
◽
Tommy Kuhn
◽
Wolfgang Rosenstiel
Keyword(s):
Fault Tolerant
◽
Coarse Grained
◽
Reconfigurable Architectures
◽
Run Time
◽
Run Time Reconfiguration
Download Full-text
Runtime-datapath-remapping for fault-tolerant coarse-grained reconfigurable architectures
6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)
◽
10.1109/recosoc.2011.5981536
◽
2011
◽
Author(s):
Sven Eisenhardt
◽
Anja Kuster
◽
Thomas Schweizer
◽
Tommy Kuhn
◽
Wolfgang Rosenstiel
Keyword(s):
Fault Tolerant
◽
Coarse Grained
◽
Reconfigurable Architectures
Download Full-text
Reconvering faulty Non-volatile Flip Flops for Coarse-Grained Reconfigurable Architectures
IEICE Transactions on Electronics
◽
10.1587/transele.2020lhp0002
◽
2020
◽
Author(s):
Takeharu IKEZOE
◽
Takuya KOJIMA
◽
Hideharu AMANO
Keyword(s):
Coarse Grained
◽
Reconfigurable Architectures
Download Full-text
High Throughput Data Mapping for Coarse-Grained Reconfigurable Architectures
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
◽
10.1109/tcad.2011.2161217
◽
2011
◽
Vol 30
(11)
◽
pp. 1599-1609
◽
Cited By ~ 22
Author(s):
Yongjoo Kim
◽
Jongeun Lee
◽
A. Shrivastava
◽
J. W. Yoon
◽
Doosan Cho
◽
...
Keyword(s):
High Throughput
◽
Coarse Grained
◽
Reconfigurable Architectures
◽
Data Mapping
◽
High Throughput Data
Download Full-text
Low-Cost TMR for Fault-Tolerance on Coarse-Grained Reconfigurable Architectures
2011 International Conference on Reconfigurable Computing and FPGAs
◽
10.1109/reconfig.2011.57
◽
2011
◽
Cited By ~ 12
Author(s):
Thomas Schweizer
◽
Philipp Schlicker
◽
Sven Eisenhardt
◽
Tommy Kuhn
◽
Wolfgang Rosenstiel
Keyword(s):
Fault Tolerance
◽
Low Cost
◽
Coarse Grained
◽
Reconfigurable Architectures
Download Full-text
Pipeline data path synthesis of fault-tolerant microarchitectures
[1992] Proceedings of the 35th Midwest Symposium on Circuits and Systems
◽
10.1109/mwscas.1992.271059
◽
2003
◽
Author(s):
R. Karri
◽
A. Orailoglu
Keyword(s):
Fault Tolerant
◽
Data Path
◽
Path Synthesis
Download Full-text
Memory Partitioning Algorithm for Modulo Scheduling on Coarse-Grained Reconfigurable Architectures
10.22323/1.259.0072
◽
2015
◽
Author(s):
Yuli Dai
Keyword(s):
Coarse Grained
◽
Reconfigurable Architectures
◽
Modulo Scheduling
◽
Partitioning Algorithm
Download Full-text
Edge-centric modulo scheduling for coarse-grained reconfigurable architectures
Proceedings of the 17th international conference on Parallel architectures and compilation techniques - PACT '08
◽
10.1145/1454115.1454140
◽
2008
◽
Cited By ~ 108
Author(s):
Hyunchul Park
◽
Kevin Fan
◽
Scott A. Mahlke
◽
Taewook Oh
◽
Heeseok Kim
◽
...
Keyword(s):
Coarse Grained
◽
Reconfigurable Architectures
◽
Modulo Scheduling
Download Full-text
Mapping Computational Intensive Applications to a New Coarse-Grained Reconfigurable Data-Path
Lecture Notes in Computer Science - Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
◽
10.1007/978-3-540-30205-6_67
◽
2004
◽
pp. 652-661
◽
Cited By ~ 2
Author(s):
M. D. Galanis
◽
G. Theodoridis
◽
S. Tragoudas
◽
D. Soudris
◽
C. E. Goutis
Keyword(s):
Coarse Grained
◽
Data Path
Download Full-text
A Novel Graph Model for Loop Mapping on Coarse-Grained Reconfigurable Architectures
Communications in Computer and Information Science - Computer Engineering and Technology
◽
10.1007/978-3-642-35898-2_25
◽
2013
◽
pp. 231-241
Author(s):
Ziyu Yang
◽
Ming Yan
◽
Dawei Wang
◽
Sikun Li
Keyword(s):
Graph Model
◽
Coarse Grained
◽
Reconfigurable Architectures
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close