ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
Multi-Ring on-Chip Interconnected Architecture for Spiking Neural Network Hardware Implementations
2020 IEEE 22nd International Conference on High Performance Computing and Communications; IEEE 18th International Conference on Smart City; IEEE 6th International Conference on Data Science and Systems (HPCC/SmartCity/DSS)
◽
10.1109/hpcc-smartcity-dss50907.2020.00075
◽
2020
◽
Author(s):
Junxiu Liu
◽
Dong Jiang
◽
Yuling Luo
◽
Senhui Qiu
Keyword(s):
Neural Network
◽
Spiking Neural Network
◽
Hardware Implementations
◽
Neural Network Hardware
◽
On Chip
Download Full-text
Related Documents
Cited By
References
Advancing interconnect density for spiking neural network hardware implementations using traffic-aware adaptive network-on-chip routers
Neural Networks
◽
10.1016/j.neunet.2012.04.004
◽
2012
◽
Vol 33
◽
pp. 42-57
◽
Cited By ~ 37
Author(s):
Snaider Carrillo
◽
Jim Harkin
◽
Liam McDaid
◽
Sandeep Pande
◽
Seamus Cawley
◽
...
Keyword(s):
Neural Network
◽
Network On Chip
◽
Spiking Neural Network
◽
Adaptive Network
◽
Hardware Implementations
◽
Neural Network Hardware
◽
On Chip
Download Full-text
Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural Network Hardware Implementations
IEEE Transactions on Parallel and Distributed Systems
◽
10.1109/tpds.2012.289
◽
2013
◽
Vol 24
(12)
◽
pp. 2451-2461
◽
Cited By ~ 62
Author(s):
Snaider Carrillo
◽
Jim Harkin
◽
Liam J. McDaid
◽
Fearghal Morgan
◽
Sandeep Pande
◽
...
Keyword(s):
Neural Network
◽
Network On Chip
◽
Spiking Neural Network
◽
Hierarchical Network
◽
Hardware Implementations
◽
Neural Network Hardware
◽
On Chip
Download Full-text
An Efficient, Low-Cost Routing Architecture for Spiking Neural Network Hardware Implementations
Neural Processing Letters
◽
10.1007/s11063-018-9797-5
◽
2018
◽
Vol 48
(3)
◽
pp. 1777-1788
◽
Cited By ~ 4
Author(s):
Yuling Luo
◽
Lei Wan
◽
Junxiu Liu
◽
Jim Harkin
◽
Yi Cao
Keyword(s):
Neural Network
◽
Low Cost
◽
Spiking Neural Network
◽
Hardware Implementations
◽
Neural Network Hardware
Download Full-text
Minimally buffered deflection router for spiking neural network hardware implementations
Neural Computing and Applications
◽
10.1007/s00521-021-05817-x
◽
2021
◽
Author(s):
Junxiu Liu
◽
Dong Jiang
◽
Yuling Luo
◽
Senhui Qiu
◽
Yongchuang Huang
Keyword(s):
Neural Network
◽
Spiking Neural Network
◽
Hardware Implementations
◽
Neural Network Hardware
Download Full-text
A Low Power and Low Area Router With Congestion-Aware Routing Algorithm for Spiking Neural Network Hardware Implementations
IEEE Transactions on Circuits & Systems II Express Briefs
◽
10.1109/tcsii.2020.3005725
◽
2021
◽
Vol 68
(1)
◽
pp. 471-475
Author(s):
Junran Pu
◽
Wang Ling Goh
◽
Vishnu P. Nambiar
◽
Anh Tuan Do
Keyword(s):
Neural Network
◽
Low Power
◽
Routing Algorithm
◽
Spiking Neural Network
◽
Low Area
◽
Hardware Implementations
◽
Neural Network Hardware
◽
Congestion Aware
Download Full-text
An Efficient, High-Throughput Adaptive NoC Router for Large Scale Spiking Neural Network Hardware Implementations
Evolvable Systems: From Biology to Hardware - Lecture Notes in Computer Science
◽
10.1007/978-3-642-15323-5_12
◽
2010
◽
pp. 133-144
◽
Cited By ~ 5
Author(s):
Snaider Carrillo
◽
Jim Harkin
◽
Liam McDaid
◽
Sandeep Pande
◽
Fearghal Morgan
Keyword(s):
Neural Network
◽
High Throughput
◽
Large Scale
◽
Spiking Neural Network
◽
Hardware Implementations
◽
Neural Network Hardware
Download Full-text
Adaptive Routing Strategies for Large Scale Spiking Neural Network Hardware Implementations
Lecture Notes in Computer Science - Artificial Neural Networks and Machine Learning – ICANN 2011
◽
10.1007/978-3-642-21735-7_10
◽
2011
◽
pp. 77-84
◽
Cited By ~ 5
Author(s):
Snaider Carrillo
◽
Jim Harkin
◽
Liam McDaid
◽
Sandeep Pande
◽
Seamus Cawley
◽
...
Keyword(s):
Neural Network
◽
Large Scale
◽
Adaptive Routing
◽
Spiking Neural Network
◽
Hardware Implementations
◽
Neural Network Hardware
Download Full-text
TripleBrain: An Edge Neuromorphic Architecture for High-accuracy Single-layer Spiking Neural Network with On-chip Self-organizing and Reinforcement Learning
10.1109/icta53157.2021.9661702
◽
2021
◽
Author(s):
Haibing Wang
◽
Zhen He
◽
Jinsong Rao
◽
Tengxiao Wang
◽
Junxian He
◽
...
Keyword(s):
Neural Network
◽
Reinforcement Learning
◽
Single Layer
◽
High Accuracy
◽
Spiking Neural Network
◽
On Chip
◽
Neuromorphic Architecture
◽
Self Organizing
Download Full-text
A modular T-mode design approach for analog neural network hardware implementations
IEEE Journal of Solid-State Circuits
◽
10.1109/4.133157
◽
1992
◽
Vol 27
(5)
◽
pp. 701-713
◽
Cited By ~ 26
Author(s):
B. Linares-Barranco
◽
E. Sanchez-Sinencio
◽
A. Rodriguez-Vazquez
◽
J.L. Huertas
Keyword(s):
Neural Network
◽
Design Approach
◽
Mode Design
◽
Hardware Implementations
◽
Neural Network Hardware
◽
Analog Neural Network
Download Full-text
Considerations for neural network hardware implementations
10.1109/iscas.1989.100480
◽
2003
◽
Cited By ~ 8
Author(s):
D.R. Collins
◽
P.A. Penz
Keyword(s):
Neural Network
◽
Hardware Implementations
◽
Neural Network Hardware
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close