scholarly journals A hardware efficient 3-bit second-order dynamic element matching circuit clocked at 300MHz

Author(s):  
E.N. Aghdam ◽  
P. Benabes
Sign in / Sign up

Export Citation Format

Share Document