A Systematic Design of Tamper-Resistant Galois-Field Arithmetic Circuits Based on Threshold Implementation with (d + 1) Input Shares

2017 IEEE 47th International Symposium on Multiple-Valued Logic (ISMVL) ◽

10.1109/ismvl.2017.35 ◽

2017 ◽

Author(s):

Rei Ueno ◽

Naofumi Homma ◽

Takafumi Aoki

Keyword(s):

Galois Field ◽

Arithmetic Circuits ◽

Systematic Design

Download Full-text

Efficient Formal Verification of Galois-Field Arithmetic Circuits Using ZDD Representation of Boolean Polynomials

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ◽

10.1109/tcad.2021.3059924 ◽

2021 ◽

pp. 1-1

Author(s):

Akira Ito ◽

Rei Ueno ◽

Naofumi Homma

Keyword(s):

Formal Verification ◽

Galois Field ◽

Arithmetic Circuits

Download Full-text

Equivalence Verification of Large Galois Field Arithmetic Circuits using Word-Level Abstraction via Gröbner Bases

Proceedings of the The 51st Annual Design Automation Conference on Design Automation Conference - DAC '14 ◽

10.1145/2593069.2593134 ◽

2014 ◽

Author(s):

Tim Pruss ◽

Priyank Kalla ◽

Florian Enescu

Keyword(s):

Gröbner Bases ◽

Galois Field ◽

Grobner Bases ◽

Arithmetic Circuits ◽

Equivalence Verification

Download Full-text

Formal Analysis of Galois Field Arithmetic Circuits-Parallel Verification and Reverse Engineering

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ◽

10.1109/tcad.2018.2808457 ◽

2019 ◽

Vol 38 (2) ◽

pp. 354-365 ◽

Author(s):

Cunxi Yu ◽

Maciej Ciesielski

Keyword(s):

Reverse Engineering ◽

Formal Analysis ◽

Galois Field ◽

Arithmetic Circuits ◽

Parallel Verification

Download Full-text

Formal Approach for Verifying Galois Field Arithmetic Circuits of Higher Degrees

IEEE Transactions on Computers ◽

10.1109/tc.2016.2603979 ◽

2017 ◽

Vol 66 (3) ◽

pp. 431-442 ◽

Author(s):

Rei Ueno ◽

Naofumi Homma ◽

Yukihiro Sugawara ◽

Takafumi Aoki

Keyword(s):

Galois Field ◽

Arithmetic Circuits ◽

Formal Approach

Download Full-text

Effective Formal Verification for Galois-field Arithmetic Circuits with Multiple-Valued Characteristics

2020 IEEE 50th International Symposium on Multiple-Valued Logic (ISMVL) ◽

10.1109/ismvl49045.2020.00-31 ◽

2020 ◽

Author(s):

Akira Ito ◽

Rei Ueno ◽

Naofumi Homma

Keyword(s):

Formal Verification ◽

Galois Field ◽

Arithmetic Circuits

Download Full-text

Formal Verification of Sequential Galois Field Arithmetic Circuits Using Algebraic Geometry

Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015 ◽

10.7873/date.2015.0158 ◽

2015 ◽

Author(s):

Xiaojun Sun ◽

Priyank Kalla ◽

Tim Pruss ◽

Florian Enescu

Keyword(s):

Algebraic Geometry ◽

Formal Verification ◽

Galois Field ◽

Arithmetic Circuits

Download Full-text

An Algebraic Approach to Verifying Galois-Field Arithmetic Circuits with Multiple-Valued Characteristics

IEICE Transactions on Information and Systems ◽

10.1587/transinf.2020lop0004 ◽

2021 ◽

Vol E104.D (8) ◽

pp. 1083-1091

Author(s):

Akira ITO ◽

Rei UENO ◽

Naofumi HOMMA

Keyword(s):

Algebraic Approach ◽

Galois Field ◽

Arithmetic Circuits

Download Full-text

Automatic Test Case Generation for Vulnerability Analysis of Galois Field Arithmetic Circuits

2021 IEEE 5th International Conference on Cryptography, Security and Privacy (CSP) ◽

10.1109/csp51677.2021.9357567 ◽

2021 ◽

Author(s):

Krishn Kumar Gupt ◽

Meghana Kshirsagar ◽

Joseph P. Sullivan ◽

Conor Ryan

Keyword(s):

Galois Field ◽

Vulnerability Analysis ◽

Arithmetic Circuits ◽

Test Case Generation ◽

Test Case ◽

Automatic Test ◽

Automatic Test Case Generation

Download Full-text

Formal Design of Galois-Field Arithmetic Circuits Based on Polynomial Ring Representation

2015 IEEE International Symposium on Multiple-Valued Logic ◽

10.1109/ismvl.2015.16 ◽

2015 ◽

Author(s):

Rei Ueno ◽

Naofumi Homma ◽

Yukihiro Sugawara ◽

Takafumi Aoki

Keyword(s):

Polynomial Ring ◽

Galois Field ◽

Arithmetic Circuits ◽

Download Full-text

Efficient Gröbner Basis Reductions for Formal Verification of Galois Field Arithmetic Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ◽

10.1109/tcad.2013.2259540 ◽

2013 ◽

Vol 32 (9) ◽

pp. 1409-1420 ◽

Author(s):

Jinpeng Lv ◽

Priyank Kalla ◽

Florian Enescu

Keyword(s):

Formal Verification ◽

Gröbner Basis ◽

Galois Field ◽

Arithmetic Circuits ◽

Download Full-text