FPGA Implementation of Gate Level Modified Adaptive Filter Architecture for Noise Cancellation Application

2017 ◽  
Vol 1 (1) ◽  
pp. 1
Author(s):  
Gomathi Swaminathan ◽  
Murugesan G
Keyword(s):  
Adaptive Filter ◽  
Noise Cancellation ◽  
Fpga Implementation ◽  
Filter Architecture

scholarly journals FPGA based least mean square algorithm for noise cancellation in communication system

2018 ◽  
Vol 7 (3.3) ◽  
pp. 165
Author(s):  
Praveen Reddy ◽  
Dr Baswaraj Gadgay
Keyword(s):  
Adaptive Filter ◽  
Communication System ◽  
Noise Cancellation ◽  
Mean Square ◽  
Least Mean Square ◽  
Distributed Arithmetic ◽  
Negative Effect ◽  
Least Mean Square Algorithm ◽  
Design Comparison

We present modified Distributed Arithmetic (DA) based architecture for LMS Adaptive filter which has improved the throughput of the filter also area and power has been comparatively been reduced. As we know, the adaptive filter uses continuous recalculation and generation of new coefficients will generate the negative effect on the use of algorithm. We have used a special temporary LUT addressing technique has overcome the issues resulting in better performance and good results. In this paper, we have discussed about the adaptive filter and implementation of DA adaptive filter and also discussed the results obtained from the design. Comparison with traditional de-sign has also been done to show the effectiveness of the algorithm.   

FPGA Implementation of an Adaptive Filter Robust to Impulsive Noise: Two Approaches

2011 ◽  
Vol 58 (3) ◽  
pp. 860-870 ◽  
Author(s):  
Alfredo Rosado-Munoz ◽  
Manuel Bataller-Mompean ◽  
Emilio Soria-Olivas ◽  
Claudio Scarante ◽  
Juan F. Guerrero-Martinez
Keyword(s):  
Adaptive Filter ◽  
Impulsive Noise ◽  
Fpga Implementation
Sign in / Sign up

Export Citation Format

Share Document