2008 Ninth International Workshop on Microprocessor Test and Verification
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9780769535814, 9781424436828

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

[Cover art]

2008 Ninth International Workshop on Microprocessor Test and Verification ◽

10.1109/mtv.2008.27 ◽

2008 ◽

Keyword(s):

Cover Art

Download Full-text

BackSpace: Moving Towards Reality

2008 Ninth International Workshop on Microprocessor Test and Verification ◽

10.1109/mtv.2008.22 ◽

2008 ◽

Cited By ~ 4

Author(s):

Flavio M. De Paula ◽

Marcel Gort ◽

Alan J. Hu ◽

Steven J. E. Wilton

Download Full-text

Preparing Rearchitected Designs for Sequential Equivalence Checking

2008 Ninth International Workshop on Microprocessor Test and Verification ◽

10.1109/mtv.2008.8 ◽

2008 ◽

Cited By ~ 1

Author(s):

Mark Nodine

Keyword(s):

Equivalence Checking ◽

Sequential Equivalence Checking

Download Full-text

Vertical Reuse Strategy for Testbench Components Supporting Memory Consistency Checking of an SMP-Capable AMD64 Processor

2008 Ninth International Workshop on Microprocessor Test and Verification ◽

10.1109/mtv.2008.24 ◽

2008 ◽

Author(s):

Joseph W. Lyles Jr.

Keyword(s):

Consistency Checking ◽

Memory Consistency

Download Full-text

2008 Ninth International Workshop on Microprocessor Test and Verification ◽

10.1109/mtv.2008.7 ◽

2008 ◽

Download Full-text

Copyright Page

2008 Ninth International Workshop on Microprocessor Test and Verification ◽

10.1109/mtv.2008.3 ◽

2008 ◽

Download Full-text

AMD64 Processor Front-End Verification (at Unit-Level Testbench) with Instruction Set Simulator

2008 Ninth International Workshop on Microprocessor Test and Verification ◽

10.1109/mtv.2008.12 ◽

2008 ◽

Cited By ~ 1

Author(s):

K. Murale ◽

S. Hildebrandt ◽

P. Bojsen ◽

A. Urzua

Keyword(s):

Instruction Set ◽

Unit Level ◽

Front End

Download Full-text

Mining Unreachable Cross-Timeframe State-Pairs for Bounded Sequential Equivalence Checking

2008 Ninth International Workshop on Microprocessor Test and Verification ◽

10.1109/mtv.2008.23 ◽

2008 ◽

Author(s):

Lynn C.-L. Chang ◽

Charles H.-P. Wen

Keyword(s):

Equivalence Checking ◽

Sequential Equivalence Checking

Download Full-text

Property Analysis and Design Understanding in a Quality-Driven Bounded Model Checking Flow

2008 Ninth International Workshop on Microprocessor Test and Verification ◽

10.1109/mtv.2008.17 ◽

2008 ◽

Cited By ~ 2

Author(s):

Ulrich Kühne ◽

Daniel Große ◽

Rolf Drechsler

Keyword(s):

Model Checking ◽

Bounded Model Checking ◽

Analysis And Design ◽

Property Analysis

Download Full-text

Title Page i

2008 Ninth International Workshop on Microprocessor Test and Verification ◽

10.1109/mtv.2008.1 ◽

2008 ◽

Keyword(s):

Title Page

Download Full-text

2008 Ninth International Workshop on Microprocessor Test and Verification
Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

[Cover art]

BackSpace: Moving Towards Reality

Preparing Rearchitected Designs for Sequential Equivalence Checking

Vertical Reuse Strategy for Testbench Components Supporting Memory Consistency Checking of an SMP-Capable AMD64 Processor

Table of Contents

Copyright Page

AMD64 Processor Front-End Verification (at Unit-Level Testbench) with Instruction Set Simulator

Mining Unreachable Cross-Timeframe State-Pairs for Bounded Sequential Equivalence Checking

Property Analysis and Design Understanding in a Quality-Driven Bounded Model Checking Flow

Title Page i

Export Citation Format

2008 Ninth International Workshop on Microprocessor Test and VerificationLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

[Cover art]

BackSpace: Moving Towards Reality

Preparing Rearchitected Designs for Sequential Equivalence Checking

Vertical Reuse Strategy for Testbench Components Supporting Memory Consistency Checking of an SMP-Capable AMD64 Processor

Table of Contents

Copyright Page

AMD64 Processor Front-End Verification (at Unit-Level Testbench) with Instruction Set Simulator

Mining Unreachable Cross-Timeframe State-Pairs for Bounded Sequential Equivalence Checking

Property Analysis and Design Understanding in a Quality-Driven Bounded Model Checking Flow

Title Page i

2008 Ninth International Workshop on Microprocessor Test and Verification
Latest Publications