Digest of Papers. 1992 IEEE VLSI Test Symposium
Latest Publications

TOTAL DOCUMENTS

60

(FIVE YEARS 0)

H-INDEX

10

(FIVE YEARS 0)

Published By IEEE

0780306236

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Analysis of the die test optimization algorithm for negative binomial yield statistics

Digest of Papers. 1992 IEEE VLSI Test Symposium ◽

10.1109/vtest.1992.232745 ◽

2003 ◽

Cited By ~ 1

Author(s):

C.M. Krishna ◽

A.D. Singh

Keyword(s):

Optimization Algorithm ◽

Negative Binomial ◽

Test Optimization

Download Full-text

Optimum redundancy design for new-generation EPROMs based on yield analysis of previous generation

Digest of Papers. 1992 IEEE VLSI Test Symposium ◽

10.1109/vtest.1992.232746 ◽

2003 ◽

Author(s):

K. Imamiya ◽

J. Miyamoto ◽

N. Ohtuska ◽

N. Tomita ◽

Y. Iyama

Keyword(s):

Yield Analysis ◽

Previous Generation ◽

Redundancy Design ◽

New Generation

Download Full-text

Behavior of faulty single BJT BiCMOS logic gates

Digest of Papers. 1992 IEEE VLSI Test Symposium ◽

10.1109/vtest.1992.232772 ◽

2003 ◽

Cited By ~ 16

Author(s):

S.M. Menon ◽

Y.K. Malaiya ◽

A.P. Jayasumana

Keyword(s):

Logic Gates

Download Full-text

Simulation of physical faults in VLSI circuits

Digest of Papers. 1992 IEEE VLSI Test Symposium ◽

10.1109/vtest.1992.232750 ◽

2003 ◽

Cited By ~ 3

Author(s):

I.N. Hajj ◽

T. Lee

Keyword(s):

Vlsi Circuits

Download Full-text

On-chip current sensing circuit for CMOS VLSI

Digest of Papers. 1992 IEEE VLSI Test Symposium ◽

10.1109/vtest.1992.232771 ◽

2003 ◽

Cited By ~ 8

Author(s):

Tung-Li Shen ◽

J.C. Daly ◽

Jien-Chung Lo

Keyword(s):

Current Sensing ◽

On Chip ◽

Cmos Vlsi

Download Full-text

Hierarchical fault modeling for analog and mixed-signal circuits

Digest of Papers. 1992 IEEE VLSI Test Symposium ◽

10.1109/vtest.1992.232731 ◽

2003 ◽

Cited By ~ 47

Author(s):

N. Nagi ◽

J.A. Abraham

Keyword(s):

Fault Modeling ◽

Mixed Signal ◽

Mixed Signal Circuits

Download Full-text

Built-in self-diagnostic by space-time compression of test responses

Digest of Papers. 1992 IEEE VLSI Test Symposium ◽

10.1109/vtest.1992.232740 ◽

2003 ◽

Cited By ~ 4

Author(s):

M.G. Karpovsky ◽

S.M. Chaudhry

Keyword(s):

Space Time ◽

Time Compression

Download Full-text

BIST linear generator based on complemented outputs

Digest of Papers. 1992 IEEE VLSI Test Symposium ◽

10.1109/vtest.1992.232738 ◽

2003 ◽

Cited By ~ 3

Author(s):

L.F.C. Lew Yan Voon ◽

C. Dufaza ◽

C. Landrault

Keyword(s):

Linear Generator

Download Full-text

A methodology for the insertion of a hierarchical and boundary-scan compatible self test

Digest of Papers. 1992 IEEE VLSI Test Symposium ◽

10.1109/vtest.1992.232721 ◽

2003 ◽

Cited By ~ 3

Author(s):

O.F. Haberl ◽

T. Kropf

Keyword(s):

Boundary Scan ◽

Self Test

Download Full-text

Recent advances in BIST

Digest of Papers. 1992 IEEE VLSI Test Symposium ◽

10.1109/vtest.1992.232758 ◽

2003 ◽

Author(s):

S.K. Gupta

Keyword(s):

Recent Advances

Download Full-text