Proceedings of the Fifth International Workshop on Interconnection Network Architecture On-Chip, Multi-Chip - INA-OCMC '11
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By ACM Press

9781450302722

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

EEEP

Proceedings of the Fifth International Workshop on Interconnection Network Architecture On-Chip, Multi-Chip - INA-OCMC '11 ◽

10.1145/1930037.1930039 ◽

2011 ◽

Cited By ~ 1

Author(s):

Khaldon Hassan ◽

Frédéric Pétrot ◽

Riccardo Locatelli ◽

Marcello Coppola

Download Full-text

Abstract modelling of switching elements for optical networks-on-chip with technology platform awareness

Proceedings of the Fifth International Workshop on Interconnection Network Architecture On-Chip, Multi-Chip - INA-OCMC '11 ◽

10.1145/1930037.1930046 ◽

2011 ◽

Cited By ~ 5

Author(s):

Alberto Parini ◽

Luca Ramini ◽

Gaetano Bellanca ◽

Davide Bertozzi

Keyword(s):

Optical Networks ◽

Networks On Chip ◽

Technology Platform ◽

On Chip

Download Full-text

A power-efficient network on-chip topology

Proceedings of the Fifth International Workshop on Interconnection Network Architecture On-Chip, Multi-Chip - INA-OCMC '11 ◽

10.1145/1930037.1930044 ◽

2011 ◽

Cited By ~ 5

Author(s):

J. Camacho ◽

J. Flich ◽

J. Duato ◽

H. Eberle ◽

W. Olesinski

Keyword(s):

Network On Chip ◽

Power Efficient ◽

On Chip

Download Full-text

Process scheduling for future multicore processors

Proceedings of the Fifth International Workshop on Interconnection Network Architecture On-Chip, Multi-Chip - INA-OCMC '11 ◽

10.1145/1930037.1930042 ◽

2011 ◽

Author(s):

Thomas Canhao Xu ◽

Pasi Liljeberg ◽

Hannu Tenhunen

Keyword(s):

Multicore Processors ◽

Process Scheduling

Download Full-text

Mesochronous NoC technology for power-efficient GALS MPSoCs

Proceedings of the Fifth International Workshop on Interconnection Network Architecture On-Chip, Multi-Chip - INA-OCMC '11 ◽

10.1145/1930037.1930045 ◽

2011 ◽

Cited By ~ 6

Author(s):

Daniele Ludovici ◽

Alessandro Strano ◽

Georgi N. Gaydadjiev ◽

Davide Bertozzi

Keyword(s):

Power Efficient

Download Full-text

iFDOR

Proceedings of the Fifth International Workshop on Interconnection Network Architecture On-Chip, Multi-Chip - INA-OCMC '11 ◽

10.1145/1930037.1930041 ◽

2011 ◽

Cited By ~ 6

Author(s):

Frank Olaf Sem-Jacobsen ◽

Samuel Rodrigo ◽

Tor Skeie

Download Full-text

Switch allocator for bufferless network-on-chip routers

Proceedings of the Fifth International Workshop on Interconnection Network Architecture On-Chip, Multi-Chip - INA-OCMC '11 ◽

10.1145/1930037.1930043 ◽

2011 ◽

Cited By ~ 2

Author(s):

Giorgos Dimitrakopoulos ◽

Kostas Galanopoulos

Keyword(s):

Network On Chip ◽

On Chip

Download Full-text

Emerging silicon photonics technologies for multi-core platform architectures

Proceedings of the Fifth International Workshop on Interconnection Network Architecture On-Chip, Multi-Chip - INA-OCMC '11 ◽

10.1145/1930037.1930038 ◽

2011 ◽

Author(s):

Luca Carloni

Keyword(s):

Silicon Photonics

Download Full-text

An improved algorithm for slot selection in the Æthereal network-on-chip

Proceedings of the Fifth International Workshop on Interconnection Network Architecture On-Chip, Multi-Chip - INA-OCMC '11 ◽

10.1145/1930037.1930040 ◽

2011 ◽

Cited By ~ 6

Author(s):

Radu Stefan ◽

Kees Goossens

Keyword(s):

Network On Chip ◽

On Chip ◽

Improved Algorithm

Download Full-text

Proceedings of the Fifth International Workshop on Interconnection Network Architecture On-Chip, Multi-Chip - INA-OCMC '11Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By ACM Press

EEEP

Abstract modelling of switching elements for optical networks-on-chip with technology platform awareness

A power-efficient network on-chip topology

Process scheduling for future multicore processors

Mesochronous NoC technology for power-efficient GALS MPSoCs

iFDOR

Switch allocator for bufferless network-on-chip routers

Emerging silicon photonics technologies for multi-core platform architectures

An improved algorithm for slot selection in the Æthereal network-on-chip

Proceedings of the Fifth International Workshop on Interconnection Network Architecture On-Chip, Multi-Chip - INA-OCMC '11
Latest Publications