Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture

2005 ◽

Cited By ~ 2

Author(s):

J. Hoogerbrugge ◽

H. Corporaal

Keyword(s):

Register File

Download Full-text

Minimum register requirements for a module schedule

Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.1994.717415 ◽

2005 ◽

Cited By ~ 7

Author(s):

A.E. Eichenberger ◽

E.S. Davidson ◽

S.G. Abraham

Download Full-text

Analysis of the conditional skip instructions of the HP Precision Architecture

Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.1994.717460 ◽

2005 ◽

Author(s):

J.P. Vogel ◽

B.K. Holmer

Download Full-text

Using branch handling hardware to support profile-driven optimization

Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.1994.717402 ◽

2005 ◽

Author(s):

T.M. Conte ◽

B.A. Patel ◽

J.S. Cox

Download Full-text

Cache designs with partial address matching

Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.1994.717450 ◽

2005 ◽

Cited By ~ 15

Author(s):

Lishing Liu

Keyword(s):

Address Matching

Download Full-text

Iterative module scheduling: an algorithm for software pipelining loops

Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.1994.717412 ◽

2005 ◽

Cited By ~ 10

Author(s):

B. Ramakrishna Rau

Keyword(s):

Software Pipelining

Download Full-text

Techniques for compressing program address traces

Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.1994.717407 ◽

2005 ◽

Cited By ~ 3

Author(s):

A.R. Pleszkun

Download Full-text

The anatomy of the register file in a multiscalar processor

Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.1994.717457 ◽

2005 ◽

Cited By ~ 3

Author(s):

S.E. Breach ◽

T.N. Vijaykumar ◽

G.S. Sohi

Keyword(s):

Register File

Download Full-text

Software pipelining with register allocation and spilling

Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.1994.717421 ◽

2005 ◽

Cited By ~ 4

Author(s):

Jian Wang ◽

A. Krall ◽

M. Anton Ertl ◽

C. Eisenbeis

Keyword(s):

Register Allocation ◽

Software Pipelining

Download Full-text

Branch classification: a new mechanism for improving branch predictor performance

Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture ◽

10.1109/micro.1994.717404 ◽

2005 ◽

Cited By ~ 1

Author(s):

Po-Yung Chang ◽

E. Hao ◽

Tse-Yu Yeh ◽

Y. Patt

Keyword(s):

Branch Predictor

Download Full-text

Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture
Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By ACM

Register file port requirements of transport triggered architectures

Minimum register requirements for a module schedule

Analysis of the conditional skip instructions of the HP Precision Architecture

Using branch handling hardware to support profile-driven optimization

Cache designs with partial address matching

Iterative module scheduling: an algorithm for software pipelining loops

Techniques for compressing program address traces

The anatomy of the register file in a multiscalar processor

Software pipelining with register allocation and spilling

Branch classification: a new mechanism for improving branch predictor performance

Export Citation Format

Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on MicroarchitectureLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By ACM

Register file port requirements of transport triggered architectures

Minimum register requirements for a module schedule

Analysis of the conditional skip instructions of the HP Precision Architecture

Using branch handling hardware to support profile-driven optimization

Cache designs with partial address matching

Iterative module scheduling: an algorithm for software pipelining loops

Techniques for compressing program address traces

The anatomy of the register file in a multiscalar processor

Software pipelining with register allocation and spilling

Branch classification: a new mechanism for improving branch predictor performance

Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture
Latest Publications