Flip-Flop Design in Nanometer CMOS
Latest Publications

TOTAL DOCUMENTS

8

(FIVE YEARS 0)

H-INDEX

0

(FIVE YEARS 0)

Published By Springer International Publishing

9783319019963, 9783319019970

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

The Logical Effort Method

Flip-Flop Design in Nanometer CMOS ◽

10.1007/978-3-319-01997-0_1 ◽

2014 ◽

pp. 1-26

Author(s):

Massimo Alioto ◽

Elio Consoli ◽

Gaetano Palumbo

Energy Efficiency Versus Clock Slope

Flip-Flop Design in Nanometer CMOS ◽

10.1007/978-3-319-01997-0_6 ◽

2014 ◽

pp. 175-198

Author(s):

Massimo Alioto ◽

Elio Consoli ◽

Gaetano Palumbo

Keyword(s):

Energy Efficiency

Analysis and Comparison in the Energy-Delay-Area Domain

Flip-Flop Design in Nanometer CMOS ◽

10.1007/978-3-319-01997-0_5 ◽

2014 ◽

pp. 119-173

Author(s):

Massimo Alioto ◽

Elio Consoli ◽

Gaetano Palumbo

Ultra-Fast and Energy-Efficient Pulsed Latch Topologies

Flip-Flop Design in Nanometer CMOS ◽

10.1007/978-3-319-01997-0_8 ◽

2014 ◽

pp. 229-246

Author(s):

Massimo Alioto ◽

Elio Consoli ◽

Gaetano Palumbo

Keyword(s):

Energy Efficient

Hold Time Issues and Impact of Variations on Flip-Flop Topologies

Flip-Flop Design in Nanometer CMOS ◽

10.1007/978-3-319-01997-0_7 ◽

2014 ◽

pp. 199-227

Author(s):

Massimo Alioto ◽

Elio Consoli ◽

Gaetano Palumbo

Keyword(s):

Hold Time ◽

Flip Flop

Flip-Flop Optimized Design

Flip-Flop Design in Nanometer CMOS ◽

10.1007/978-3-319-01997-0_4 ◽

2014 ◽

pp. 81-117

Author(s):

Massimo Alioto ◽

Elio Consoli ◽

Gaetano Palumbo

Keyword(s):

Optimized Design ◽

Flip Flop

Clocked Storage Elements

Flip-Flop Design in Nanometer CMOS ◽

10.1007/978-3-319-01997-0_3 ◽

2014 ◽

pp. 57-79

Author(s):

Massimo Alioto ◽

Elio Consoli ◽

Gaetano Palumbo

Design in the Energy-Delay Space

Flip-Flop Design in Nanometer CMOS ◽

10.1007/978-3-319-01997-0_2 ◽

2014 ◽

pp. 27-56

Author(s):

Massimo Alioto ◽

Elio Consoli ◽

Gaetano Palumbo

Keyword(s):

Delay Space