ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
2017 IEEE 35th VLSI Test Symposium (VTS)
Latest Publications
TOTAL DOCUMENTS
57
(FIVE YEARS 0)
H-INDEX
4
(FIVE YEARS 0)
Published By IEEE
9781509044825
Latest Documents
Most Cited Documents
Contributed Authors
Related Sources
Related Keywords
Latest Documents
Most Cited Documents
Contributed Authors
Related Sources
Related Keywords
[Copyright notice]
2017 IEEE 35th VLSI Test Symposium (VTS)
◽
10.1109/vts.2017.7928909
◽
2017
◽
Keyword(s):
Copyright Notice
Download Full-text
Special session on early life failures
2017 IEEE 35th VLSI Test Symposium (VTS)
◽
10.1109/vts.2017.7928933
◽
2017
◽
Author(s):
Jyotirmoy Deshmukh
◽
Wolfgang Kunz
◽
Hans-Joachim Wunderlich
◽
Sybille Hellebrand
Keyword(s):
Early Life
◽
Special Session
Download Full-text
Analysis of an efficient on-chip servo-loop technique for reduced-code static linearity test of pipeline ADCs
2017 IEEE 35th VLSI Test Symposium (VTS)
◽
10.1109/vts.2017.7928951
◽
2017
◽
Author(s):
Guillaume Renaud
◽
Marc Margalef-Rovira
◽
Manuel J. Barragan
◽
Salvador Mir
Keyword(s):
Servo Loop
◽
Loop Technique
◽
Pipeline Adcs
◽
On Chip
◽
Linearity Test
Download Full-text
Innovative practices session 9C DFT and data for diagnostics
2017 IEEE 35th VLSI Test Symposium (VTS)
◽
10.1109/vts.2017.7928954
◽
2017
◽
Author(s):
Kun Young Chung
◽
Stefano Di Carlo
Download Full-text
Innovative practices session 10B innovative practices in Asia-2: From cost perspective
2017 IEEE 35th VLSI Test Symposium (VTS)
◽
10.1109/vts.2017.7928957
◽
2017
◽
Author(s):
Kazumi Hatayama
◽
Masahiro Ishida
Download Full-text
At-speed capture global noise reduction & low-power memory test architecture
2017 IEEE 35th VLSI Test Symposium (VTS)
◽
10.1109/vts.2017.7928936
◽
2017
◽
Cited By ~ 1
Author(s):
Bonita Bhaskaran
◽
Sailendra Chadalavada
◽
Shantanu Sarangi
◽
Nithin Valentine
◽
Venkat Abilash Reddy Nerallapally
◽
...
Keyword(s):
Low Power
◽
Noise Reduction
◽
Memory Test
◽
Test Architecture
Download Full-text
Innovative practices session 4C data analytics in test
2017 IEEE 35th VLSI Test Symposium (VTS)
◽
10.1109/vts.2017.7928934
◽
2017
◽
Author(s):
Suriya Natarajan
◽
Abhijit Sathaye
Keyword(s):
Data Analytics
Download Full-text
Efficient SAT-based generation of hazard-activated TSOF tests
2017 IEEE 35th VLSI Test Symposium (VTS)
◽
10.1109/vts.2017.7928943
◽
2017
◽
Author(s):
Jan Burchard
◽
Dominik Erb
◽
Sudhakar M. Reddy
◽
Adit D. Singh
◽
Bernd Becker
Download Full-text
Dynamically obfuscated scan for protecting IPs against scan-based attacks throughout supply chain
2017 IEEE 35th VLSI Test Symposium (VTS)
◽
10.1109/vts.2017.7928947
◽
2017
◽
Author(s):
Dongrong Zhang
◽
Miao He
◽
Xiaoxiao Wang
◽
Mark Tehranipoor
Keyword(s):
Supply Chain
Download Full-text
Innovative practices session 11C SoC testing
2017 IEEE 35th VLSI Test Symposium (VTS)
◽
10.1109/vts.2017.7928962
◽
2017
◽
Author(s):
Yu Huang
Keyword(s):
Soc Testing
Download Full-text
Load More ...
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close