Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)
Latest Publications

TOTAL DOCUMENTS

58

(FIVE YEARS 0)

H-INDEX

21

(FIVE YEARS 0)

Published By ACM

1581132328

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Memory access scheduling

Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201) ◽

10.1109/isca.2000.854384 ◽

2002 ◽

Author(s):

S. Rixner ◽

W.J. Dally ◽

U.J. Kapasi ◽

P. Mattson ◽

J.D. Owens

Keyword(s):

Download Full-text

Recency-based TLB preloading

Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201) ◽

10.1109/isca.2000.854383 ◽

2002 ◽

Author(s):

A. Saulsbury ◽

F. Dahlgren ◽

P. Stenstrom

Download Full-text

HLS: combining statistical and symbolic simulation to guide microprocessor designs

Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201) ◽

10.1109/isca.2000.854379 ◽

2002 ◽

Author(s):

M. Oskin ◽

F.T. Chong ◽

M. Farrens

Keyword(s):

Symbolic Simulation

Download Full-text

Trace preconstruction

Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201) ◽

10.1109/isca.2000.854376 ◽

2002 ◽

Author(s):

Q. Jacobson ◽

J.E. Smith

Download Full-text

Early load address resolution via register tracking

Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201) ◽

10.1109/isca.2000.854400 ◽

2002 ◽

Author(s):

M. Bekeman ◽

A. Yoaz ◽

F. Gabbay ◽

S. Jourdan ◽

M. Kalaev ◽

...

Download Full-text

Lx: a technology platform for customizable VLIW embedded processing

Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201) ◽

10.1109/isca.2000.854391 ◽

2002 ◽

Author(s):

P. Faraboschi ◽

G. Brown ◽

J.A. Fisher ◽

G. Desoll ◽

F.M.O. Homewood

Keyword(s):

Technology Platform ◽

Embedded Processing

Download Full-text

Understanding the backward slices of performance degrading instructions

Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201) ◽

10.1109/isca.2000.854388 ◽

2002 ◽

Author(s):

C.B. Zilles ◽

G.S. Sohi

Download Full-text

A fully associative software-managed cache design

Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201) ◽

10.1109/isca.2000.854382 ◽

2002 ◽

Author(s):

E.G. Hallnor ◽

S.K. Reinhardt

Keyword(s):

Download Full-text

Piranha: a scalable architecture based on single-chip multiprocessing

Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201) ◽

10.1109/isca.2000.854398 ◽

2002 ◽

Author(s):

L.A. Barroso ◽

K. Gharachorloo ◽

R. McNamara ◽

A. Nowatzyk ◽

S. Qadeer ◽

...

Keyword(s):

Single Chip ◽

Scalable Architecture

Download Full-text

Transient fault detection via simultaneous multithreading

Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201) ◽

10.1109/isca.2000.854375 ◽

2002 ◽

Author(s):

S.K. Reinhardt ◽

S.S. Mukherjee

Keyword(s):

Fault Detection ◽

Simultaneous Multithreading ◽

Transient Fault

Download Full-text