A Hierarchy Preserving Hierarchical Bottom-Up 2-layer Wiring Algorithm with Respect to Via Minimization
Keyword(s):
2001 ◽
Vol 51
(2)
◽
pp. 53-57
◽