ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
Power-Aware Topology Generation Based on Clustering for Application-Specific Network on Chip
Lecture Notes in Electrical Engineering - IAENG Transactions on Engineering Technologies
◽
10.1007/978-94-007-4786-9_11
◽
2012
◽
pp. 135-149
Author(s):
Fen Ge
◽
Ning Wu
Keyword(s):
Network On Chip
◽
Topology Generation
◽
On Chip
◽
Application Specific
Download Full-text
Related Documents
Cited By
References
Genetic algorithm based topology generation for application specific Network-on-Chip
Proceedings of 2010 IEEE International Symposium on Circuits and Systems
◽
10.1109/iscas.2010.5537952
◽
2010
◽
Cited By ~ 4
Author(s):
Naveen Choudhary
◽
M. S. Gaur
◽
V. Laxmi
◽
V. Singh
Keyword(s):
Genetic Algorithm
◽
Network On Chip
◽
Topology Generation
◽
On Chip
◽
Application Specific
Download Full-text
Implementation of Application Specific Network-On-Chip Architectures on Reconfigurable Device Using Topology Generation Algorithm with Genetic Algorithm Based Optimization Technique
Wireless Networks and Computational Intelligence - Communications in Computer and Information Science
◽
10.1007/978-3-642-31686-9_51
◽
2012
◽
pp. 436-445
◽
Cited By ~ 1
Author(s):
Maheswari M.
◽
Seetharaman G.
Keyword(s):
Genetic Algorithm
◽
Optimization Technique
◽
Network On Chip
◽
Generation Algorithm
◽
Topology Generation
◽
On Chip
◽
Reconfigurable Device
◽
Application Specific
Download Full-text
A Novel Custom Topology Generation for Application Specific Network-on-chip Using Genetic Algorithm Optimization Technique
Journal of Artificial Intelligence
◽
10.3923/jai.2013.8.21
◽
2012
◽
Vol 6
(1)
◽
pp. 8-21
Author(s):
M. Maheswari
Keyword(s):
Genetic Algorithm
◽
Optimization Technique
◽
Network On Chip
◽
Algorithm Optimization
◽
Genetic Algorithm Optimization
◽
Topology Generation
◽
On Chip
◽
Application Specific
Download Full-text
Application-specific topology generation algorithms for network-on-chip design
IET Computers & Digital Techniques
◽
10.1049/iet-cdt.2011.0080
◽
2012
◽
Vol 6
(5)
◽
pp. 318-333
◽
Cited By ~ 20
Author(s):
S. Tosun
◽
S. Ozdemir
◽
Y. Ar
Keyword(s):
Network On Chip
◽
Chip Design
◽
Topology Generation
◽
On Chip
◽
Application Specific
Download Full-text
Multi-objective Tabu Search based topology generation technique for application-specific Network-on-Chip architectures
2011 Design, Automation & Test in Europe
◽
10.1109/date.2011.5763084
◽
2011
◽
Cited By ~ 7
Author(s):
A Tino
◽
G N Khan
Keyword(s):
Tabu Search
◽
Network On Chip
◽
Multi Objective
◽
Generation Technique
◽
Topology Generation
◽
On Chip
◽
Application Specific
Download Full-text
Floorplanning and topology generation for application-specific Network-on-Chip
2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)
◽
10.1109/aspdac.2010.5419825
◽
2010
◽
Cited By ~ 7
Author(s):
Bei Yu
◽
Sheqin Dong
◽
Song Chen
◽
Satoshi Goto
Keyword(s):
Network On Chip
◽
Topology Generation
◽
And Topology
◽
On Chip
◽
Application Specific
Download Full-text
Rapid Topology Generation and Core Mapping of Optical Network-on-Chip for Heterogeneous Computing Platform
IEEE Access
◽
10.1109/access.2021.3102270
◽
2021
◽
pp. 1-1
Author(s):
Yong Wook Kim
◽
Seo Hong Choi
◽
Tae Hee Han
Keyword(s):
Heterogeneous Computing
◽
Optical Network
◽
Network On Chip
◽
Computing Platform
◽
Topology Generation
◽
On Chip
◽
Core Mapping
◽
Heterogeneous Computing Platform
Download Full-text
Systematic Exploration of Energy-Efficient Application-Specific Network-on-Chip Architectures
2010 IEEE Computer Society Annual Symposium on VLSI
◽
10.1109/isvlsi.2010.60
◽
2010
◽
Cited By ~ 2
Author(s):
Iasonas Filippopoulos
◽
Iraklis Anagnostopoulos
◽
Alexandros Bartzas
◽
Dimitrios Soudris
◽
George Economakos
Keyword(s):
Energy Efficient
◽
Network On Chip
◽
Systematic Exploration
◽
On Chip
◽
Application Specific
Download Full-text
Application-specific 3D Network-on-Chip design using simulated allocation
2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)
◽
10.1109/aspdac.2010.5419830
◽
2010
◽
Cited By ~ 4
Author(s):
Pingqiang Zhou
◽
Ping-Hung Yuh
◽
Sachin S. Sapatnekar
Keyword(s):
Network On Chip
◽
Chip Design
◽
3D Network
◽
On Chip
◽
Application Specific
Download Full-text
Area-aware topology generation for Application-Specific Networks-on-Chip using network partitioning
2009 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing
◽
10.1109/pacrim.2009.5291235
◽
2009
◽
Cited By ~ 5
Author(s):
Ahmed A. Morgan
◽
Haytham Elmiligi
◽
M. Watheq El-Kharashi
◽
Fayez Gebali
Keyword(s):
Network Partitioning
◽
Networks On Chip
◽
Topology Generation
◽
On Chip
◽
Application Specific
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close