An Efficient Low Latency Router Architecture for Mesh-Based NoC

2021 ◽  
pp. 241-248
Author(s):  
Aruru Sai Kumar ◽  
T. V. K. Hanumantha Rao
Keyword(s):  
Low Latency ◽  
Router Architecture

Pre-allocated Path Based Low Latency Router Architecture for Network-on-chip

2014 ◽  
Vol 35 (2) ◽  
pp. 341-346
Author(s):  
Xiao-fu Zheng ◽  
Hua-xi Gu ◽  
Yin-tang Yang ◽  
Zhong-fan Huang
Keyword(s):  
Network On Chip ◽  
Low Latency ◽  
Router Architecture ◽  
On Chip

scholarly journals Design of a stateless low-latency router architecture for green software-defined networking

2015 ◽  
Author(s):  
Silvia Saldaña Cercós ◽  
Ramon M. Ramos ◽  
Ana C. Ewald Eller ◽  
Magnos Martinello ◽  
Moisés R. N. Ribeiro ◽  
...  
Keyword(s):  
Software Defined Networking ◽  
Low Latency ◽  
Router Architecture ◽  
Green Software

A practical low-latency router architecture with wing channel for on-chip network

2011 ◽  
Vol 35 (2) ◽  
pp. 98-109 ◽  
Author(s):  
Mingche Lai ◽  
Lei Gao ◽  
Sheng Ma ◽  
Xiao Nong ◽  
Zhiying Wang
Keyword(s):  
Low Latency ◽  
Router Architecture ◽  
On Chip

Prediction Router: A Low-Latency On-Chip Router Architecture with Multiple Predictors

2011 ◽  
Vol 60 (6) ◽  
pp. 783-799 ◽  
Author(s):  
Hiroki Matsutani ◽  
Michihiro Koibuchi ◽  
Hideharu Amano ◽  
Tsutomu Yoshinaga
Keyword(s):  
Low Latency ◽  
Router Architecture ◽  
On Chip

Small Scale and Low Latency Oriented Neural Network Physical Unclonable Function and its Evaluation

2020 ◽  
Vol 140 (12) ◽  
pp. 1297-1306
Author(s):  
Shu Takemoto ◽  
Kazuya Shibagaki ◽  
Yusuke Nozaki ◽  
Masaya Yoshikawa
Keyword(s):  
Neural Network ◽  
Small Scale ◽  
Low Latency ◽  
Physical Unclonable Function
Sign in / Sign up

Export Citation Format

Share Document