2011 21st International Conference on Field Programmable Logic and Applications
Latest Publications

TOTAL DOCUMENTS

114

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781457714849

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

A Run-Time Adaptive FPGA Architecture for Monte Carlo Simulations

2011 21st International Conference on Field Programmable Logic and Applications ◽

10.1109/fpl.2011.30 ◽

2011 ◽

Cited By ~ 7

Author(s):

Xiang Tian ◽

Christos-Savvas Bouganis

Keyword(s):

Monte Carlo ◽

Monte Carlo Simulations ◽

Fpga Architecture ◽

Run Time

Simultaneous Constrained Pin Assignment and Escape Routing for FPGA-PCB Codesign

2011 21st International Conference on Field Programmable Logic and Applications ◽

10.1109/fpl.2011.86 ◽

2011 ◽

Cited By ~ 3

Author(s):

Seong-I Lei ◽

Wai-Kei Mak

Keyword(s):

Escape Routing

Design of a High Switching Frequency FPGA-Based SPWM Generator for DC/AC Inverters

2011 21st International Conference on Field Programmable Logic and Applications ◽

10.1109/fpl.2011.14 ◽

2011 ◽

Cited By ~ 2

Author(s):

Matina Lakka ◽

Eftichios Koutroulis ◽

Apostolos Dollas

Keyword(s):

Switching Frequency ◽

High Switching Frequency

Optimizing an Open-Source Processor for FPGAs: A Case Study

2011 21st International Conference on Field Programmable Logic and Applications ◽

10.1109/fpl.2011.107 ◽

2011 ◽

Cited By ~ 3

Author(s):

Lyonel Barthe ◽

Luis Vitorio Cargnini ◽

Pascal Benoit ◽

Lionel Torres

Keyword(s):

Open Source

Measuring and Reducing the Performance Gap between Embedded and Soft Multipliers on FPGAs

2011 21st International Conference on Field Programmable Logic and Applications ◽

10.1109/fpl.2011.48 ◽

2011 ◽

Cited By ~ 9

Author(s):

Hadi Parandeh-Afshar ◽

Paolo Ienne

Keyword(s):

Performance Gap

An Efficient Hardware Matching Engine for Regular Expression with Nested Kleene Operators

2011 21st International Conference on Field Programmable Logic and Applications ◽

10.1109/fpl.2011.36 ◽

2011 ◽

Cited By ~ 3

Author(s):

Yoichi Wakaba ◽

Masato Inagi ◽

Shin'ichi Wakabayashi ◽

Shinobu Nagayama

Keyword(s):

Regular Expression

Latch-Based Performance Optimization for FPGAs

2011 21st International Conference on Field Programmable Logic and Applications ◽

10.1109/fpl.2011.21 ◽

2011 ◽

Cited By ~ 4

Author(s):

Bill Teng ◽

Jason H. Anderson

Keyword(s):

Performance Optimization

Capacitive Boosting for FPGA Interconnection Networks

2011 21st International Conference on Field Programmable Logic and Applications ◽

10.1109/fpl.2011.89 ◽

2011 ◽

Cited By ~ 3

Author(s):

Fatemeh Eslami ◽

Mihai Sima

Keyword(s):

Interconnection Networks

General Chair Message

2011 21st International Conference on Field Programmable Logic and Applications ◽

10.1109/fpl.2011.5 ◽

2011 ◽

2011 21st International Conference on Field Programmable Logic and Applications ◽

10.1109/fpl.2011.4 ◽

2011 ◽

2011 21st International Conference on Field Programmable Logic and Applications
Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

A Run-Time Adaptive FPGA Architecture for Monte Carlo Simulations

Simultaneous Constrained Pin Assignment and Escape Routing for FPGA-PCB Codesign

Design of a High Switching Frequency FPGA-Based SPWM Generator for DC/AC Inverters

Optimizing an Open-Source Processor for FPGAs: A Case Study

Measuring and Reducing the Performance Gap between Embedded and Soft Multipliers on FPGAs

An Efficient Hardware Matching Engine for Regular Expression with Nested Kleene Operators

Latch-Based Performance Optimization for FPGAs

Capacitive Boosting for FPGA Interconnection Networks

General Chair Message

Table of Contents

Export Citation Format

2011 21st International Conference on Field Programmable Logic and ApplicationsLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

A Run-Time Adaptive FPGA Architecture for Monte Carlo Simulations

Simultaneous Constrained Pin Assignment and Escape Routing for FPGA-PCB Codesign

Design of a High Switching Frequency FPGA-Based SPWM Generator for DC/AC Inverters

Optimizing an Open-Source Processor for FPGAs: A Case Study

Measuring and Reducing the Performance Gap between Embedded and Soft Multipliers on FPGAs

An Efficient Hardware Matching Engine for Regular Expression with Nested Kleene Operators

Latch-Based Performance Optimization for FPGAs

Capacitive Boosting for FPGA Interconnection Networks

General Chair Message

Table of Contents

2011 21st International Conference on Field Programmable Logic and Applications
Latest Publications