A study of 3D Network-on-Chip design for data parallel H.264 coding

2011 ◽  
Vol 35 (7) ◽  
pp. 603-612 ◽  
Author(s):  
Thomas Canhao Xu ◽  
Alexander Wei Yin ◽  
Pasi Liljeberg ◽  
Hannu Tenhunen
Keyword(s):  
Network On Chip ◽  
Chip Design ◽  
Data Parallel ◽  
3D Network ◽  
On Chip

A study of 3D Network-on-Chip design for data parallel H.264 coding

2009 NORCHIP ◽  
2009 ◽  
Author(s):  
Thomas Canhao Xu ◽  
Alexander Wei Yin ◽  
Pasi Liljeberg ◽  
Hannu Tenhunen
Keyword(s):  
Network On Chip ◽  
Chip Design ◽  
Data Parallel ◽  
3D Network ◽  
On Chip

A Long-wire-connected and Multi-channel 3D Network-on-chip Design for Many-core System

2013 ◽  
Vol 11 (12) ◽  
Author(s):  
Tan Hai ◽  
Shahnawaz Talpur ◽  
Amir Mahmood Soomro ◽  
Chen Hong Mao
Keyword(s):  
Network On Chip ◽  
Chip Design ◽  
Core System ◽  
3D Network ◽  
On Chip ◽  
Many Core

3D network-on-chip design for embedded ubiquitous computing systems

2017 ◽  
Vol 76 ◽  
pp. 39-46 ◽  
Author(s):  
Zheng Wang ◽  
Huaxi Gu ◽  
Yawen Chen ◽  
Yintang Yang ◽  
Kun Wang
Keyword(s):  
Ubiquitous Computing ◽  
Network On Chip ◽  
Chip Design ◽  
Computing Systems ◽  
3D Network ◽  
On Chip

scholarly journals An Optimized Network-on-Chip Design for Data Parallel FFT1

2012 ◽  
Vol 30 ◽  
pp. 311-318 ◽  
Author(s):  
Thomas Canhao Xu ◽  
Pasi Liljeberg ◽  
Hannu Tenhunen
Keyword(s):  
Network On Chip ◽  
Chip Design ◽  
Data Parallel ◽  
On Chip

Optimized 3D Network-on-Chip Design Using Simulated Allocation

2012 ◽  
Vol 17 (2) ◽  
pp. 1-19 ◽  
Author(s):  
Pingqiang Zhou ◽  
Ping-Hung Yuh ◽  
Sachin S. Sapatnekar
Keyword(s):  
Network On Chip ◽  
Chip Design ◽  
3D Network ◽  
On Chip
Sign in / Sign up

Export Citation Format

Share Document