Half-row modified two-extra-column trellis min-max decoder architecture for nonbinary LDPC codes
2017 ◽
Vol 25
(5)
◽
pp. 1787-1791
◽
2016 ◽
Vol 63
(9)
◽
pp. 863-867
◽
2018 ◽
Vol 26
(3)
◽
pp. 496-507
◽
Keyword(s):
2011 ◽
Vol 58
(2)
◽
pp. 402-414
◽
2013 ◽
Vol 78
(2)
◽
pp. 209-222
◽
2014 ◽
Vol 22
(12)
◽
pp. 2649-2660
◽
2021 ◽
Vol 68
(1)
◽
pp. 216-220
2014 ◽
Vol 57
(2)
◽
pp. 1-11
◽