Basic-Set Trellis Min–Max Decoder Architecture for Nonbinary LDPC Codes With High-Order Galois Fields

2018 ◽  
Vol 26 (3) ◽  
pp. 496-507 ◽  
Author(s):  
Huyen Pham Thi ◽  
Hanho Lee
Keyword(s):  
Ldpc Codes ◽  
High Order ◽  
Galois Fields ◽  
Basic Set ◽  
Decoder Architecture ◽  
Nonbinary Ldpc Codes

Half-row modified two-extra-column trellis min-max decoder architecture for nonbinary LDPC codes

Integration ◽  
2019 ◽  
Vol 69 ◽  
pp. 234-241
Author(s):  
Huyen Pham Thi ◽  
Hanho Lee ◽  
Xuan Nghia Pham
Keyword(s):  
Ldpc Codes ◽  
Decoder Architecture ◽  
Nonbinary Ldpc Codes

An Efficient Decoder Architecture for Nonbinary LDPC Codes With Extended Min-Sum Algorithm

2016 ◽  
Vol 63 (9) ◽  
pp. 863-867 ◽  
Author(s):  
Chia-Lung Lin ◽  
Shu-Wen Tu ◽  
Chih-Lung Chen ◽  
Hsie-Chia Chang ◽  
Chen-Yi Lee
Keyword(s):  
Ldpc Codes ◽  
Decoder Architecture ◽  
Nonbinary Ldpc Codes
Sign in / Sign up

Export Citation Format

Share Document