TORUS: terabit-per-second ATM switching system architecture based on distributed internal speed-up ATM switch

1997 ◽  
Vol 15 (5) ◽  
pp. 817-829 ◽  
Author(s):  
K. Genda ◽  
N. Yamanaka
Author(s):  
N. Arakawa ◽  
A. Noiri ◽  
H. Inoue

Sign in / Sign up

Export Citation Format

Share Document